Overview about TESTING: Testing World



ESTONIA

Test Related Basic Problems

Relationships between diferent test tasks

- Fault modeling ullet
- Fault simulation •
- **Test generation** ۲
- Fault diagnosis ullet



Test Related Basic Problems



Why We Need Fault Models?

- Fault models are needed for
 - test generation,
 - test quality evaluation and
 - fault diagnosis
- To handle real physical defects is too difficult
- The fault model should
 - reflect accurately the behaviour of defects, and
 - be computationably efficient
- Usually combination of different fault models is used
- Fault model free approaches (!)



Fault Modeling: Defects and Faults

Defects, faults and errors

- An instance of an incorrect operation of the system being tested is referred to as an error
- The causes of the observed errors may be **design errors** or **physical faults (defects)**
- Physical defects do not allow a direct mathematical treatment of testing and diagnosis
- The solution is to deal with logical fault models



Divide & Conquer: Hierarchy is the Solution



N-Dimensional Space of (46?) Test Problems



Technical University Tallinn, ESTONIA

Faults and fault models



SAF-1

Broken wire

- **Bridge between wires** Wire "is hanging in then air " Capacity \rightarrow Sequential behavior
- Short in the transistor



letal short Soma 5

Bridge between transistors

Broken transistor

SAF-0

Physical defect mechanisms ontac Input B oxide short Output Input A open Open polysilicon

© Mani Soma

GND



Transistor Level Stuck-open Faults



 x1
 x2
 y
 yd

 0
 0
 1
 1

 0
 1
 0
 0

 1
 0
 0
 Y'

 1
 1
 0
 0

Test sequence is needed: 00,10

No conducting path from V_{DD} to V_{SS} for "10"

The wire Y is floating \rightarrow Capacity is working as a memory

1918 **TALLINNA TEHNIKAÜLIKOOL** TALLINN UNIVERSITY OF TECHNOLOGY

Transistor Level Stuck-On Faults



x ₁	X ₂	у	Уd
0	0	1	1
0	1	0	0
1	0	0	V _Y
1	1	0	0





Fault Modeling: Logic Level Faults - SAF

Why logic fault models?

- complexity of simulation reduces (many physical faults may be modeled by the same logic fault)
- one logic fault model is • applicable to many technologies
- logic fault tests may be used for physical faults whose effect is not completely understood
- they give a possibility to move from the lower physical level to the higher logic level

Stuck-at fault model:

Stuck-at-0









Broken line

Bridge to Power Supply





Vdd

Technical University Tallinn, **ESTONIA**

Fault Cover and Fault Redundancy

- Fault cover is a measure of the number of detectable faults
- Why fault redundancy is an important and troublesame problem
 - It makes test generation (search for a proper test pattern for the given fault extremely time consuming)
 - *n* number of inputs of the circuit
 - The search space is 2ⁿ where backtracks are needed
 - If 64 inputs, then the search space is 2⁶⁴ = 10¹⁹



- Redundant fault needs the search throughout the full search space If not done, the fault cover cannot be calculated trustworthy
- **F** number of all faults
- F_D number of detected faults
- FC fault coverage
- F_R number of redundant faults
- TE test efficiency
- Fault coverage: $FC = F_D / F$
- Test efficiency: $TE = F_D / (F F_R)$

Example: Faults: F = 1000Redundant faults: FR = 100Detected faults: FD = 880Fault coverage: FC = 880/1000 = 88%Test efficiency: TE = 880/900 = 98%

Contradiction: between fault tolerance and fault coverage

Problems with Testing: Multiple Faults

- Multiple stuck-fault (MSF) model is an extension of the single stuck-٠ fault (SSF) where several lines can be simultaneously stuck
- If *n* is the number of possible SSF sites, there are 2n possible SSFs, • but there are

If we assume that the multiplicity of faults is no greater than k, then • the number of possible MSFs is

$$N = \sum_{i=1}^{k} \{C_n^i\} 2^i \iff 3^n - 1 \qquad C_n^i = \frac{n!}{i!(n-i)!}$$

•

 C_n^i - number of sets of *i* lines, 2^i – number of faults on the set

Fault Modeling: Conditional SAF

Very complex faults can be translated (reduced) to SAF model:



Technical University Tallinn, ESTONIA

Gate-Level Faults: SAF Model

Complexity problem:

Number of single faults – 2n Number of multiple faults – 3ⁿ -1 n – is number of wires

$Y = F(x_1, x_2, x_3)$ **Bridging fault** State q y **X**₁ & & X_2 X_3 $Y = F(x_1, x_2, x_3, q)$

Things are even worse

Delay Fault Models

Delay faults are tested by test pattern pairs:

the first test pattern
initializes the circuit, and
the second pattern
sensitizes the fault



Delay fault models:

- Gate delay fault (delay fault is lumped at a single gate, quantitative model)
- Transition fault (qualitative model, gross delay fault model, independent of the activated path)
- Path delay fault (sum of the delays of gates along a given path)
- Line delay fault (is propagated through the longest senzitizable path)
- Segment delay fault (tradeoff between the transition and the path delay fault models)

Transition Delay and Path Delay Faults



Numbers of faults:

17

- **Transition faults**: 2*(18 lines)=36
- Segment delay faults: 2*(12 segments) = 24
- Path delay daults: 2*(22 paths) 44

Number of Paths in Circuits

ISCAS'85 Family of benchmark circuits:

Circuit	Inputs	Outputs	Gates	Levels	Paths
c17	5	2	13	4	11
c32	36	7	203	18	83926
c499	41	32	275	12	9440
c880	60	26	469	25	8642
c1355	41	32	619	25	4173216
c1908	33	25	938	41	729057
c2670	233	140	1566	33	679960
c3540	50	22	1741	48	28676671
c5315	178	123	2608	50	1341305
c6288	32	32	2480	125	98943441738294937238
c7552	207	108	3827	44	726494

Comparison of Delay Faults

Fault models	Advantages	Limitations			
Gate delay	All gates can be modeled	 Distributed failures not considered Exact defect size not possible 			
Transition fault	Easy to model all gates	Distributed failures not considered			
Path delay	Distributed failures considered	Impossible to enumerate all paths			
Line delay	 All gates are modeled Distributed failures considered Better coverage metric Additional fault coverage by using multi-path technique 	 Existence of nonrobust test May fail for some shorter paths 			
Segment delay	Considers general delay defect from spot to distributed failures	Longest delay path may not be tested			
Copyright © A.K.Majhi, V.D.Agrawal 1997					

Universal Functional Faults

Exhaustive combinational fault model:

- exhaustive test patterns
- pseudoexhaustive test patterns
 - exhaustive output line
 oriented test patterns
 - exhaustive module
 oriented test patterns



Advantage: The way to hierarchical approach and to "conquer and divide" strategy

Fault Modeling: Register Level Faults

RTL statement:

vs. Boolean formulas with Boolean variable and SAF model $(x \equiv 0, x \equiv 1)$

K: (If **T,C**) $R_D \leftarrow F(R_{s1}, R_{s2}, \dots, R_{sm}), \rightarrow N$

Components of the statement: (variable types)

Κ - label

Т

С

 $\mathbf{R}_{\mathbf{D}}$

Rs

F

←

- timing condition
- logical condition
- destination register
- source register
- operation (microoperation)
- data transfer
- $\rightarrow N$

RT level faults:

- $K \rightarrow K'$ label faults
- $T \rightarrow T'$ timing faults
- $C \rightarrow C'$ logical condition faults
- $R_D \rightarrow R_D$ register decoding faults
- $R_s \rightarrow R_s$ data storage faults
- $F \rightarrow F'$ operation decoding faults
- ← data transfer faults
- \rightarrow N control faults
- jump to the next statement $(F) \rightarrow (F)'$ data manipulation faults

Disadvantage: Too many fault dedicated models, abstraction, formalization and tool support are missing, test program generation is a manual work today

Microprocessor Fault Model

Faults affecting the operation of microprocessor can be divided into the following classes:

- addressing faults affecting register decoding
- addressing faults affecting the instruction decoding and sequencing functions;
- faults in the data-storage function;
- faults in the data-transfer function;
- faults in the data-manipulation function

Disadvantage: Formalization and tool support are missing, test program generation is a manual work today

Summary of Overview

• Main tools and tasks

Test generation

23

- Fault Simulation
- Fault Diagnosis
- Different fault types
 - Logic faults, X-faults, Timing (delay) faults, High-Level faults
- Fault modeling
 - Low-level fault models (SAF, transistor faults, bridging, delays)
 - High-level fault models (RTL, microprocessors)



24

Comparison of Fault Simulation Methods

25



Entry (i,j) = 1(0) if F_i is detectable (not detectable) by T_j

Single and Parallel Fault Simulation

Single pattern

Fault-free circuit:





Fault Simulation: Critical Path Tracing

Activated (critical) path is traced backwards

27





The critical path is not continuous



The critical path breaks on the fan-out

Simulation of Different Classes of Faults



Testing of Bridging Fault Models

Wired AND model



W-AND:





29

Simulation of Bridging Faults

Nodes and variables:



Bridging fault table



Simulation table for SAF faults (variables)



Converting the SAF fault table into Bridging fault table

Turbo-Tester Data Formats

• •

Circuit		Circuit	STAT#	15 Nods, 14 Vars, 9 Grps, 5 Inps, 0	cons, 2 Outs
Blue colour – variables		model	MODE#	STRUCTURAL	
Red colour – nodes (fault loca	tions)		VAR# VAR# VAR# VAR# VAR#	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
		<u>(7)</u> (7) (7)	VAR# GRP# 0	5: () "i_3" 0: BEG = 0, LEN = 1 0: () (0 0) V = 2	"i_3"
$ \overset{(a)}{=} \begin{array}{c} X_{21} \\ X_{31} \\ & \end{array}{} \\ & \begin{array}{} & & & & & & & & & & & & & & & & & & &$	0 8		VAR# GRP# 1 2	6: () "inst_0>o" 1: BEG = 1, LEN = 2 0: (I) (1 0) V = 5 1: (I) (0 0) V = 4	"inst_0>i_1" "i_1"
(1) X4 0 (3) (7)	G6 C & 1	<u>W</u> Y2 @	VAR# GRP# 3 4	7: () "inst_1>o" 2: BEG = 3, LEN = 2 0: (I) (1 0) V = 1 1: (I) (0 0) V = 5	"i_4" "inst_1>i_2"
(a) x <u>5 1</u>			VAR# GRP# 5 6	8: () "inst_2>o" 3: BEG = 5, LEN = 2 0: (I) (1 0) V = 7 1: (I) (0 0) V = 3	"inst_2>i_1" "i_2"
Simulation table (variables)	(nodes)		VAR# GRP# 7 8	9: () "inst_3>0" 4: BEG = 7, LEN = 2 0: (I) (1 0) V = 0 1: (I) (0 0) V = 7	"i_5" "inst_3>i_2"
01234 5678901 23	25415 73078 69 01234 56789 01	9810 < variables 1234 < nodes	VAR# GRP# 9 10	10: () "inst_4>0" 5: BEG = 9, LEN = $2 $	"inst_4>i_1" "inst_0>o"
11110 hhlhhli LL 11001 lhhhllh HL 00011 lhhlhhh HH	0x100 1xx10 00 11xx1 x1000 03	0011 1x01	VAR# GRP# 11 12	11: () "inst_5>o" 6: BEG = 11, LEN = 2 2 0: (I) (1 0) V = 9 1: (I) (0 0) V = 8	"inst_3>o" "inst_5>i_2"
10101 hlhhlhh HH 01000 lhhhhll LL	XXXXX 00XX1 XX 0001X XX00X 11 XXXXX X11X0 00	X100 1X00 0011	VAR# GRP# 13	12: $(_o__)$ "o_2" 7: BEG = 13, LEN = 1 0: $(__)$ (0 0) V = 11	"inst_5>o"
	AAAAA AIIAU UU	0011	VAR# GRP# 14	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	"inst 4>o"

Technical University Tallinn, **ESTONIA**

Delay Fault Models

Delay faults are tested by test pattern pairs:

the first test pattern
initializes the circuit, and
the second pattern
sensitizes the fault



Delay fault models:

- Gate delay fault (delay fault is lumped at a single gate, quantitative model)
- Transition fault (qualitative model, gross delay fault model, independent of the activated path)
- Path delay fault (sum of the delays of gates along a given path)
- Line delay fault (is propagated through the longest senzitizable path)
- Segment delay fault (tradeoff between the transition and the path delay fault models)

Simulation of Delay Faults

Optimization of the test sequence by reordering the patterns

Example: Converting of SAF fault table into the delay fault table







Full fault coverage is achieved

Procedure (greedy algorithm):

- 1) Find the test pair with maximum of the Hamming distance and set this pair as the first two patterns
- 2) Find for the second pattern the companion from the rest of patterns with maximum of the Hamming distance
- 3) Continue the algorithm till the next to the last pattern

Fault Table based Diagnosis

Combinational fault diagnosis

Two phases:

- 1) The full test (all test patterns) is executed, and the **result vector** E_k is fixed
- 2) A match for E_k in the fault table with a column vector F_i is found
- 3) The colmn vector F_i refers to the fault F_i



No match, diagnosis not possible



Fault Diagnosis

Sequential (adaptive) fault diagnosis by **Edge-Pin Testing**

Test patterns are executed in a sequence one-by-one. Depending on the test result, the next pattern will be selected and executed. Beforehand a diagnostic tree can be constructed

	F ₁	F ₂	F ₃	F ₄	F ₅	F ₆	F ₇
T ₁	0	1	1	0	0	0	0
T ₂	1	0	0	1	0	0	0
T ₃	1	1	0	1	0	1	0
T ₄	0	1	0	0	1	0	0
T ₅	0	0	1	0	1	1	0
T ₆	0	0	1	0	0	1	1

Diagnostic tree:

Two faults F_1, F_4 remain indistinguishable

Not all test patterns used in the fault table are needed

> Different faults need for identifying test sequences with different lengths

The shortest test contains two patterns, the longest four patterns



Sequential Fault Diagnosis




The Problem of Diagnosis: A Good Strategy





An Example of a Bad Strategy



The average length of the fault location procedure:

(1 + 2 + 3 + 4 * 2)/5 = 14/5 = 2,8





The average length of the fault location procedure: (1 * 0,6 + 2 * 0,2 + 3 * 0,1 + 4 * 0,1 * 2) = 2,1





Test Generation Methods

Gate-level methods

- Functional testing: universal test sets
- Structural test generation
 - Path activation conception
 - Algorithms: D, Podem, Fan
 - Test generation for multiple faults
 - Test generation for sequential circuits
- Random test generation
- Genetic algorithms for test generation

High-level and hierarchical methods

- Test generation for digital systems
- Test generation for microprocessors

Exhaustive Testing

Universal test sets

- 1. Exhaustive test (trivial test)
- 2. Pseudo-exhaustive test

Properties of (pseudo)exhaustive tests

- 1. Advantages (concerning the stuck at fault model):
 - test pattern generation is not needed
 - fault simulation is not needed
 - no need for a fault model
 - easily generated on-line by hardware
 - redundancy problem is eliminated
 - single and multiple stuck-at fault coverage is 100%

2. Shortcomings:

- long test length (2ⁿ patterns are needed, n is the number of inputs)
- CMOS stuck-open fault problem

Pseudoexhaustive Testing

Pseudo-exhaustive test sets:



ESTONIA

Faults as Test Generation Objectives



Test Generation: Stuck-at-Faults (SAF)

Structural gate-level testing: fault sensitization

Fault detection

- A test t = 1101 is simulated, both without and with the fault a/0
- The fault is detected since the output values in the two cases are different

Why is fault detected?

- A fault a/0 is sensitized by the value 1 on a line a
- A path from the faulty line a is sensitized (bold lines) to the primary output



Technical University Tallinn, ESTONIA

Fault Propagation Problem



ESTONIA

Structural Test Generation: Main Principles

Single path fault propagation:



Test pattern

$$y = x_6 x_{7,3} \lor (\overline{x_1} \lor x_2 x_{7,1})(\overline{x_5} \lor \overline{x_{7,2}})$$

Fault sensitisation:

 $\mathbf{x}_{7,1} \equiv \mathbf{D}$

Fault propagation:

$$x_2 = 1, x_1 = 1, b = 1, c = 1$$

Line justification:

$$x_7 = D = 0$$
: $x_3 = 1, x_4 = 1$

b = 1: (already justified)

$$c = 1$$
: (already justified)

Symbolic fault modeling:

D = **0** - if fault is missing

D = 1 - if fault is present

Test Generation: Conditional SAF

Generalization: Bridging Fault > Conditional SAF



Boolean Derivatives



Boolean derivatives

Boolean function:

$$Y = F(x) = F(x_1, x_2, \dots, x_n)$$

Boolean partial derivative:

$$\frac{\partial F(X)}{\partial x_i} = F(x_1, \dots, x_i, \dots, x_n) \oplus F(x_1, \dots, x_i, \dots, x_n) = \mathbf{1}$$

Simplified equation:

$$\frac{\partial F(X)}{\partial x_i} = F(x_1, \dots, x_i = 0, \dots, x_n) \oplus F(x_1, \dots, x_i = 1, \dots, x_n) = \mathbf{1}$$

Test generation:

 $X = g^{-1}(dY = 1, dX)$

Boolean Derivatives

Useful properties of Boolean derivatives:

For F(x) not depending on x_i

 $\frac{\partial \left[F(X)G(X)\right]}{\partial x_{i}} = F(X)\frac{\partial G(X)}{\partial x_{i}}$ $\frac{\partial \left[F(X) \lor G(X)\right]}{\partial x_{i}} = \overline{F(X)}\frac{\partial G(X)}{\partial x_{i}}$

Example: $x_1 x_4 (x_2 x_3 \lor x_2 \overline{x_3})$ $F(X) = x_1 x_4 \quad G(X) = x_2 x_3 \lor x_2 \overline{x_3}$ $\frac{\partial [F(X)G(X)]}{\partial x_2} = x_1 x_4 \frac{\partial G(X)}{\partial x_i}$ Continue the same for $\frac{\partial G(X)}{\partial x_i}$

These properties allow to simplify the Boolean differential equation to be solved for generating test pattern for a fault at x_i

Calculation of Boolean Derivatives

Special cases for differential equations:

$$\frac{\partial F(X)}{\partial x_i} \equiv 0 \quad \text{if } F(x) \text{ is independent of } x_i$$

$$\frac{\partial F(X)}{\partial x_i} \equiv 1 \quad \text{if } F(x) \text{ depends always on } x_i$$

$$\frac{\partial F(X)}{\partial x_i} = F(x_1, \dots, x_i = 0, \dots, x_n) \oplus F(x_1, \dots, x_i = 1, \dots, x_n)$$
Examples:
$$F(X) = x_1(x_2x_3 \lor x_2\overline{x_3}): \qquad \frac{\partial F(X)}{\partial x_3} = x_1x_2 \oplus x_1x_2 \equiv 0$$

$$F(X) = x_1 \oplus x_2: \qquad \frac{\partial F(X)}{\partial x_1} = \overline{x_2} \oplus x_2 \equiv 1$$

Calculation of Boolean Derivatives

Example:

Given:
$$y = x_1 x_2 \lor x_3 (\overline{x_2} x_4 \lor \overline{x_1} (x_4 \lor (x_5 \lor \overline{x_2} x_6)) \lor x_1 \overline{x_3}$$

Calculation of the Boolean derivative:

$$\frac{\partial y}{\partial x_5} = \overline{x_1 x_2 \vee x_1 \overline{x_3}} \frac{\partial (x_3 (\overline{x_2 x_4 \vee x_1} (x_4 \vee (x_5 \vee \overline{x_2 x_6})))))}{\partial x_5} =$$

$$= \overline{x_1 x_2 \vee x_1 \overline{x_3}} \overline{x_3} \frac{\partial (\overline{x_2 x_4 \vee x_1} (x_4 \vee (x_5 \vee \overline{x_2 x_6}))))}{\partial x_5} =$$

$$= \overline{x_1 x_2 \vee x_1 \overline{x_3}} \overline{x_3} \overline{\overline{x_2 x_4}} \frac{\partial (\overline{x_1} (x_4 \vee (x_5 \vee \overline{x_2 x_6}))))}{\partial x_5} =$$

$$= \overline{x_1 x_2 \vee x_1 \overline{x_3}} \overline{x_3 \overline{x_2 x_4}} \frac{\partial (x_4 \vee (x_5 \vee \overline{x_2 x_6})))}{\partial x_5} =$$

$$= \overline{x_1 x_2 \vee x_1 \overline{x_3}} \overline{x_3 \overline{x_2 x_4}} \overline{x_1} \frac{\partial (x_4 \vee (x_5 \vee \overline{x_2 x_6}))}{\partial x_5} = \overline{x_1 x_2 \vee x_1 \overline{x_3}} \overline{x_3 \overline{x_2 x_4}} \overline{x_1 \overline{x_4}} \overline{\overline{x_2 x_6}} \frac{\partial \overline{x_5}}{\partial x_5}$$

Technical University Tallinn, ESTONIA

Calculation of Boolean derivatives

Finding a solution of the differential equation:

$$\frac{\partial y}{\partial x_5} = (\overline{x_1 x_2 \vee x_1 \overline{x_3}}) x_3(\overline{x_2 x_4}) \overline{x_1 x_4}(\overline{x_2 x_6}) \frac{\partial x_5}{\partial x_5} =$$

$$= (\overline{x_1} \vee \overline{x_2})(\overline{x_1} \vee x_3) x_3(x_2 \vee \overline{x_4}) \overline{x_1 x_4}(x_2 \vee \overline{x_6}) =$$

$$= \overline{x_1 x_4} x_3 x_2 \vee \ldots = 1$$
The DNF will include all solutions
$$\frac{\partial y}{\partial x_5} = \overline{x_1} \overline{x_4} x_3(x_2 \vee \overline{x_6}) = \overline{x_1} \overline{x_4} x_3 x_2 = 1 \implies x_4 = 0$$

$$x_4 = 0$$

$$x_3 = 1$$
Test pattern is found:
$$x_2 = 1$$

BDDs and Testing of Logic Circuits



Test Generation with BD and BDD



Functional Synthesis of BDDs

Shannon's Expansion Theorem: $y = F(X) = x_k F(X) \Big|_{x_k=1} \lor x_k F(X) \Big|_{x_k=0}$



Functional Synthesis of BDDs

Shannon's Expansion Theorem: $y = F(X) = x_k F(X) \Big|_{x_k=1} \lor x_k F(X) \Big|_{x_k=0}$



Optimization possibilities:

- ✓ Several terminal nodes with the same variables can be merged
- Equivalent terminal subgraphs can be also merged

BDDs and Complexity

Optimization (by ordering of nodes): BDDs for a 2-level AND-OR circuit





(2n) nodes

©S.Minato, 1996

 $(2*2^n - 2)$ nodes

BDDs and Complexity



BDDs for an 8-bit data selector



©S.Minato, 1996

BDDs and Complexity

Elementary BDDs

D Flip-Flop



RS Flip-Flop



$q = c(S \lor q'\overline{R}) \lor c\overline{q'}$



U - unknown value

S

J

С

K -

R -



BDD optimization:

We may start synthesis:

- from the **most important** variable, or
- from the most repeated variable

Test Generation with SSBDDs

 $y = f(X) = (x_1 x_{21} \lor (x_{22} x_3 \lor x_4 (x_5 \lor x_6)) x_7) x_{81} \lor x_{82}$



OR

Elementary BDDs:







BDDs for Logic Gates

How about a circuit?



SSBDD synthesis:

SSBDDs for a given circuit are built by **superposition** of BDDs for gates



Synthesis of BDD for a Circuit

Given circuit:



Compare to

Superposition of Boolean functions:

$$y = a \& b = (x_1 \lor x_{21})(x_{22} \lor x_3)$$



Superposition of BDDs:



Transformation of SSBDDs to FBDDs





Test Generation with SSBDDs and FBDDs





Complexity: Hierarchical Test Generation



Technical University Tallinn, ESTONIA

Generalization of BDDs



FALLINN UNIVERSITY OF TECHNOLOGY

The basic idea of simulation with BDDs:



Boolean functions represent the **low** 2-valued logic **level**

Is it possible to use the topological **graphbased modeling** to generalize to **higher** functional **levels** like RTL

68

Generalization of BDDs



Novelty: Boolean methods can be generalized in a straightforward way to higher functional levels



HLDD - High-Level Decision Diagrams



Interpretation of HLDDs – Nodes and Faults



High Level Test Generation for Systems

RTL test generation with DDs: Scanning test


Test Program Synthesis for Digital Systems

High-level test generation with DDs: Scanning test program

Test program: For j=1,n Begin Load R1 = $IN(j_1)$ Load R2 = $IN(j_2)$ $y_1 y_2 y_3 y_4 = 0032$: Read R2 End IN(j₁) $IN(j_2)$ **R2(j)** Test data Test results

Test template:





Test Generation with HLDDs for Systems

High-level test generation with DDs: Conformity test



Technical University Tallinn, ESTONIA

Test Generation with HLDDs for Systems

High-level test generation with DDs: Conformity test

Test program: **For D** = 0, 1, 2, 3Begin Load R1 = IN1Load R2 = IN2Apply IN = IN3 $y_1 y_2 y_3 y_4 = 00D2$ Read R2 End **R2(D)**

Test template:

Control: For D = 0,1,2,3: $y_1 y_2 y_3 y_4 = 00D2$ Data: Solution of $R_1 + R_2 \neq IN \neq R_1 \neq R_1^* R_2$



Scan-Path for Making Systems Transparent



Technical University Tallinn, ESTONIA

Microprocessor Modeling with HLDDs

HLDD-model of a microprocessor: Instruction set: 6 A + R 3 \mathbf{R} OUT $A \leftarrow IN$ I₁: MVI A.M 7 $\mathbf{A} \lor \mathbf{R}$ 4 MOV R,A $R \leftarrow A$ **I**₂: 8 l₃: MOV M.R $OUT \leftarrow R$ $\mathbf{A} \wedge \mathbf{R}$ **I**₄: MOV M,A $OUT \leftarrow A$ 2 Α I₅: MOV R,M $R \leftarrow IN$ R ADD R $A \leftarrow A + R$ **I**₆: 10 5 IN (\mathbf{R}) С I₇: ORA R $A \leftarrow A \lor R$ l_s: ANA R $A \leftarrow A \land R$ 9 **R** - 1 $R \leftarrow R - 1$ l₉: SUB R 11 C← R MOV C,R I₁₀: $R \leftarrow C$ CMA R,C 12 **I**₁₁: \mathbf{R} С PC IN JMP PC, C PC = IN IF C=0I₁₂: PC = PC + 1For all I

PC + 1

Microprocessor Modeling with HLDDs



Test Generation for Microprocessors



Test Generation for Microprocessors



TALLINNA TEHNIKAULIKOOL

Test Generation for Microprocessors



Added effects:

- Special type of test compaction:
 - DD model
 - Test program template
 - Automated TPG
- When testing all the functions of A with the same LOAD and READ conditions, the probability of fault masking will reduce
- The faults of type "added erroneous actions" are as well easily tested

Solution of $IN \neq (A + R) \neq (A \lor R) \neq (A \land R)$

Modeling of Microprocessors with HLDDs

Instruction set

OP	В	Mnemonic	Semantic	RT level operations		
0	0	LDA A1, A	READ memory	R(A1) = M(A), PC = PC + 2		
	1	STA A2, A	WRITE memory	M(A) = R(A2), PC = PC + 2		
1	0	MOV A1,A2	Transfer	R(A1) = R(A2), PC = PC + 1		
	1	CMA A1,A2	Complement	$R(A1) = \neg R(A2), PC = PC + 1$		
2	0	ADD A1,A2	Addition	R(A1) = R(A1) + R(A2), PC = PC + 1		
	1	SUB A1,A2	Subtraction	R(A1) = R(A1) - R(A2), PC = PC + 1		
3	0	JMP A	Jump	PC = A		
	1		Conditional jump	IF <i>C</i> =1, THEN <i>PC</i> = <i>A</i> ,		
		DNA A	(Branch instruction)	ELSE $PC = PC + 2$		





Modeling of Microprocessors with HLDDs



84

Fault Coverage Table and FC Measure

Functional											
fault model:	Distin	guished	Distinguished Operations f_j								
$\forall j \ [f_j \neq \text{ZERO})]$	Opera	tions f_i	f_0	f_1	f_2	f_3	f_4	f_5	<i>f</i> ₆	f_7	f ₈
$\forall i,j: \forall k [(f_{i,k} < f_{j,k}]$			MOV	ADD	SUB	CMP	AND	OR	XOR	NOT	NOP
	f_0	MOV	00000000	00110000	00010000	00100000	00000000	00100000	00100000	00110000	00000000
	f_1	ADD	01001000	00000000	00001000	01001000	01001000	01001000	00000000	00000000	00000000
	f_2	SUB	11000110	10100110	00000000	11100000	11000000	11100110	00100110	00100000	00000000
	f_3	CMP	00000111	00010111	00010001	00000000	00000000	00000111	00000111	00010000	00000000
	f_4	AND	00000111	00110111	00010001	00100000	0000000			0.0110000	0000000
	f_5	OR	0000000	00010000	00010000	000000	Percei	ntage	of 1-9	meas	ure:
	f_6	XOR	$\frac{1100}{f}$. <	· f	110010	in the	fault	cover	age ta	ble
	f_7	NOT	1100 J 1	, <i>k</i> `	$J_{\mathbf{J},k}$	110010					
	f_8	NOP	11001111	10110111	00011001	111010	1 - m	eans	that tis sa	ticfiod	
1918 TALLINNA TEHNIK	AÜLIKO	OL					by at opera	least nds	one p	air of	data

Parwan Microprocessor : Instruction Set

	OP	
LDA	0	AC=M
AND	1	AC=AC∧M
ADD	2	AC=AC∧M
SUB	3	AC=AC∧M
JMP	4	PC=A
STA	5	M=AC
JSR	6	PC=A Jump to subroutine

	OP	I	Р	
CLA	7	0	1	AC=0
CMA	7	0	2	AC= ¬AC
CMC	7	0	4	C= ¬C
ASL	7	0	8	AC=2AC
ASR	7	0	9	AC=AC/2
BRA_N	7	1	0	If negative
BRA_Z	7	1	2	lf zero
BRA_C	7	1	4	If carry
BRA_V	7	1	8	If overflow





Fault Simulation: With BDDs



3

4

5

У



The critical path is not continuous



The critical path breaks on the fan-out

Technical University Tallinn, ESTONIA

Fault Simulation with BDDs

 $y = f(X) = (x_1 x_{21} \lor (x_{22} x_3 \lor x_4 (x_5 \lor x_6)) x_7) x_{81} \lor x_{82}$



TALLINN UNIVERSITY OF TECHNOLOGY

Fault Diagnosis with BDDs

Sequential fault diagnosis by Signal Pinpointing

Property 2:

If a test vector X activates in SSBDD a **0**-path (**1**-path) which travers a subset of nodes M, then only **0**-nodes (1-nodes) have to be considered as fault candidates

> Fault diagnosis and fault simulation can be speed-up by using Property 2

ALLINN UNIVERSITY OF TECHNOLOGY

Fault diagnosis / Fault simulation: **Error signal traced** Error Where detected to continue tracing? 8 6 Speeding-up simulation: $M = \{1, 2, 3, 4, 6, 7\}$

 $M^* = \{1, 6, 7\} - by Property 2$ $M^{**} = \{6,7\} - by Property 1$

Only 6 and 7 have to be considered 90