# **Built-In Self-Test**

### <u>Outline</u>

- Motivation for BIST
- Testing SoC with BIST
- Test per Scan and Test per Clock
- HW and SW based BIST
- Exhaustive and pseudoexhaustive test generation
- Pseudorandom test generation with LFSR
- Hybrid BIST
- Response compaction methods
- Signature analyzers

### **Testing Challenges: SoC Test**



# **Self-Test in Complex Digital Systems**



### Test architecture components:

- Test pattern source & sink
- Test Access Mechanism
- Core test wrapper

### <u>Solutions:</u>

- Off-chip solution
  - need for external ATE
- Combined solution
  - mostly on-chip, ATE needed for control
- On-chip solution

- BIST

# **Self-Test in Complex Digital Systems**



### **Test architecture components:**

- Test pattern source & sink
- Test Access Mechanism
- Core test wrapper

### **Solutions:**

- Off-chip solution
  - need for external ATE
- Combined solution
  - mostly on-chip, ATE needed for control
- On-chip solution
  - BIST

### What is **BIST**

### • On circuit

- Test pattern generation
- Response verification
- Random pattern generation, very long tests
- Response compression



### SoC BIST **Optimization:** testing time $\downarrow$ **Embedded Tester** Core 1 memory cost $\downarrow$ power consumption $\downarrow$ Test Test access -Controller BIST mechanism hardware cost ↓ test quality ↑ -Tester Memory BIST BIST BIST Core 5 Core 3 Core 4 System on Chip

# **Built-In Self-Test**

### Motivations for BIST:

- Need for a cost-efficient testing (general motivation)
- Doubts about the stuck-at fault model
- Increasing difficulties with TPG (Test Pattern Generation)
- Growing volume of test pattern data
- Cost of ATE (Automatic Test Equipment)
- Test application time
- Gap between tester and UUT (Unit Under Test) speeds

### Drawbacks of BIST:

- Additional pins and silicon area needed
- Decreased reliability due to increased silicon area
- Performance impact due to additional circuitry
- Additional design time and cost

# **BIST in Maintenance and Repair**

- Useful for field test and diagnosis (less expensive than a local automatic test equipment)
- To overcome the disadvantages of software tests for field test and diagnosis (nonBIST):
  - Low hardware fault coverage
  - Low diagnostic resolution
  - Slow to operate
- Hardware BIST benefits:
  - Lower system test effort
  - Improved system maintenance and repair
  - Improved component repair
  - Better diagnosis
  - Possibility to use the functionality of microprocessors

# **BIST Techniques**

- BIST techniques are classified:
  - on-line BIST includes concurrent and nonconcurrent techniques
  - off-line BIST includes functional and structural approaches
- **On-line BIST** testing occurs during normal functional operation
  - Concurrent on-line BIST testing occurs simultaneously with normal operation mode, usually coding techniques or duplication and comparison are used
  - Nonconcurrent on-line BIST testing is carried out while a system is in an idle state, often by executing <u>diagnostic software</u> or <u>firmware routines</u>
- Off-line BIST system is not in its normal working mode, usually on-chip test generators and output response analyzers or microdiagnostic routines
  - Functional off-line BIST is based on a functional description of the Component Under Test (CUT) and uses functional high-level fault models
  - Structural off-line BIST is based on the structure of the CUT and uses structural fault models (e.g. SAF)

## **Detailed BIST Architecture**



# **BIST: Test Generation Methods**

### **Universal test sets**

- 1. Exhaustive test (trivial test)
- 2. Pseudo-exhaustive test

### **Properties of exhaustive tests**

- 1. Advantages (concerning the stuck at fault model):
  - test pattern generation is not needed
  - fault simulation is not needed
  - no need for a fault model
  - redundancy problem is eliminated
  - single and multiple stuck-at fault coverage is 100%
  - easily generated on-line by hardware

### 2. Shortcomings:

- long test length (2<sup>n</sup> patterns are needed, n is the number of inputs)
- CMOS stuck-open fault problem

### **Exhaustive and Pseudo-Exhaustive Testing**

### **Exhaustive combinational fault model:**

- exhaustive test patterns
- pseudoexhaustive test patterns
  - exhaustive output line oriented test patterns
  - exhaustive module oriented test patterns







# **BIST: Pseudoexhaustive Testing**

#### Pseudo-exhaustive test sets: **Output function verification Output function verification** maximal parallel testability partial parallel testability 4 F Module function verification Δ **Module Under Test** 4 **Primitive Irapper** polynomials BIST $2^{16} = 65536 >> 4x16 = 64$ > 16 1111 0011 & Pseudo-Pseudo-**Exhaustive** F **Primary** 0101 exhaustive exhaustive inputs test **Primary** sequential parallel output Subcircuits for internal signal propagation

# **Testing ripple-carry adder**

### **Output function verification (maximum parallelity)**

Exhaustive test generation for n-bit adder:

Good news:Bad news:Bit number n - arbitraryThe method is correctTest length - always 8 (!)only for ripple-carry adder



### **Pseudo-Exhaustive Test for Multiplier**



### **Pseudo-Exhaustive Test for Multiplier**

Replication of colu	No		4-bit	3-bit	2-bit	1-bit	0-bit	
pseudo-exhaustive			$a_4 b_4 c_4$	$a_3 b_3 c_3$	$a_2 b_2 c_2$	$a_1 b_1 c_1$	$a_0 b_0$	
		1		000	000	000	000	0 0
This table is		2		010	010	010	010	01
	Multiplier	3		100	100	100	100	10
replicated and all		4		110	001	110	001	11
replications are		5		001	110	001	110	00
repeated for all		6		011	011	011	011	11
		7		101	101	101	101	11
shifted <b>b</b> = (11		arry multiplier arr	<i>ay</i>	111	111	111	111	11

Ν	6-bit	5-bit	4-bit	3-bit	2-bit	1-bit	0-bit
	c <sub>6</sub> a <sub>7</sub> a <sub>6</sub>	$c_5 a_6 a_5$	c <sub>4</sub> a <sub>5</sub> a <sub>4</sub>	c <sub>3</sub> a <sub>4</sub> a <sub>3</sub>	c <sub>2</sub> a <sub>3</sub> a <sub>2</sub>	c <sub>1</sub> a <sub>2</sub> a <sub>1</sub>	$a_1a_0$
1	000	000	000	000	000	000	0 0
2	010	001	010	001	010	001	10
3	001	010	001	010	001	010	0 1
4	101	011	010	100	101	011	10
5	110	101	110	101	110	101	11
6	101	111	111	110	101	111	11
7	011	010	100	101	011	010	0 0
8	100	101	011	010	100	101	11
9	111	111	111	111	111	111	11
10	010	100	101	011	010	010	10
11	111	110	101	111	111	111	11

# **Exhaustively Self-Testing Multiplier**



### **Pseudoexhaustive Test Optimization**



Exhaustive testing - 16 Pseudo-exhaustive, full parallel – 4 (not possible) Pseudo-exhaustive, partially parallel - 6

### **Combined Pseudo-Exhaustive-Random Testing**



#### A set of Partial Pseudo-Exhaustive tests can be combined with

- (1) Pseudorandom BIST or
- (2) Stored Deterministic test set

# **Problems with Exhaustive Testing**

Problem: Sequential fault class - Transistor Level Stuck-off Faults



### **Problems with Exhaustive Testing**

### Problem: Sequential fault class - Bridging Fault Sequentiality

A short will change the circuit into sequential one, and you will need because of that

 $2^4 = 16$  input patterns Instead of  $2^3 = 8$ 



 $Y = F(x_1, x_2, x_3)$ 

 $Y = F(x_1, x_2, x_3, q)$ 

## **General Architecture of BIST**



- BIST components:
  - Test pattern generator (TPG)
  - Test response analyzer (TRA)
- TPG & TRA are usually implemented as linear feedback shift registers (LFSR)
- Two widespread schemes:
  - test-per-scan
  - test-per-clock

# **Built-In Self-Test**



- Assumes existing scan
  architecture
- Drawback:
  - Long test application time

### **Test per Scan:**

Initial test set:

T1: 1100 T2: 1010 T3: 0101 T4: 1001

### **Test application:**

1100 **T** 1010 **T** 0101**T** 1001 **T** Number of clocks =  $(4 \times 4) + 4 = 20$ 

# **Built-In Self-Test**

### **Test per Clock:**



# **Pattern Generation**

- Store in ROM too expensive
- Exhaustive too long
- Pseudo-exhaustive preferred
- Pseudo-random (LFSR) preferred
- Binary counters use more hardware than LFSR
- Modified counters
- Test pattern *augmentation* (Hybrid BIST)
  - LFSR combined with a few patterns in ROM
  - LFSR with bit flipping
  - LFSR with bit fixing

# **LFSR Based Testing: Some Definitions**

- Exhaustive testing Apply all possible 2<sup>n</sup> patterns to a circuit with n inputs
- Pseudo-exhaustive testing Break circuit into small blocks (overlapping if needed) and test each exhaustively
- Pseudo-random testing Algorithmic pattern generator that produces a subset of all possible tests with most of the properties of randomly-generated patterns
- LFSR *Linear feedback shift register,* hardware that generates pseudo-random pattern sequence
- **BILBO** *Built-in logic block observer*, extra hardware added to flip-flops so they can be **reconfigured** as an LFSR pattern generator or response compacter, a scan chain, or as flip-flops

# **Pattern Generation**

### **Pseudorandom test generation by LFSR:**



## **Pseudorandom Test Generation**

### LFSR – Linear Feedback Shift Register:



**Polynomial:**  $P(x) = x^4 + x^3 + 1$ 

### **Pseudorandom Test Generation**

### **LFSR – Linear Feedback Shift Register:**

### Why modular LFSR is useful for BIST?



## **Problems with BIST: Hard to Test Faults**

The main motivations of using random patterns are:

Fault Coverage

- low generation cost
- high initial efeciency



**Problem: Low fault coverage** 

**Technical University Tallinn, ESTONIA** 

**Pseudorandom** 

2<sup>n</sup>-1

2<sup>n</sup>-1



H.-J. Wunderlich, G. Kiefer. Bit flipping BIST. Proc. ICCAD, Nov. 1996, pp.337-343.

# **Pseudorandom Test Generation**



**N.A. Touba, E.J. McCluskey**. Bit-fixing in pseudorandom sequences for scan BIST. IEEE Trans. on CAD of IC and Systems, Vol.20, No.4, Apr.2001.

### **Pseudorandom Test Generation**

### **LFSR – Linear Feedback Shift Register:**

### Why modular LFSR is useful for BIST?



## **BILBO BIST Architecture**



# **BILBO BIST Architecture**

#### Working modes: B1 → LFSR 1 **B1 B2 B2** → Normal mode 0 0 0 1 Reset CC1 1 0 Test mode 1 1 Scan mode **B1** → **Testing modes:** LFSR 2 **B2**-CC1, CC2 Tested in parallel: LFSR 1 CC2 **TPG + SA** LFSR 2

# **Reconfiguration of the LFSR**


#### **Pseudorandom Test Generation - LFSR**



#### **Two approaches to LFSR simulation:**

Polynomial:  $P(x) = x^4 + x^3 + 1$ Matrix calculation:

$$\begin{bmatrix} X_4 (t+1) \\ X_3 (t+1) \\ X_2 (t+1) \\ X_1 (t+1) \end{bmatrix} = \begin{bmatrix} 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 \\ 1 & h_3 & h_2 & h_1 \end{bmatrix} \begin{bmatrix} X_4 (t) \\ X_3 (t) \\ X_2 (t) \\ X_1 (t) \end{bmatrix} = \begin{bmatrix} X_3 \\ X_2 \\ X_1 \\ X_4 \oplus X_3 \end{bmatrix}$$
Shift 
$$\begin{array}{c} & \uparrow & \uparrow \\ 1 & 0 & 0 \end{bmatrix} \begin{bmatrix} X_4 (t) \\ X_3 (t) \\ X_2 (t) \\ X_1 (t) \end{bmatrix} = \begin{bmatrix} X_3 \\ X_2 \\ X_1 \\ X_4 \oplus X_3 \end{bmatrix}$$

t	x	<b>X</b> <sup>2</sup>	<b>X</b> <sup>3</sup>	<b>X</b> <sup>4</sup>	t	x	<b>X</b> <sup>2</sup>	<b>X</b> 3	<b>X</b> <sup>4</sup>
1	0	0	0	1	9	0	1	0	1
2	1	0	0	0	10	1	0	1	0
3	0	1	0	0	11	1	1	0	1
4	0	0	1	0	12	1	1	1	0
5	1	0	0	1	13	1	1	1	1
6	1	1	0	0	14	0	1	1	1
7	0	1	1	0	15	0	0	1	1
8	1	0	1	1	16	0	0	0	1

# **Theory of LFSR: Primitive Polynomials**

#### **Properties of Polynomials:**

- Irreducible polynomial cannot be factored, is divisible only by itself
- Any polynomial with all even exponents can be factored and hence is *reducible*
- Irreducible polynomial of degree *n* is characterized by:
  - An odd number of terms including 1 term  $x^3 + x^2 + 1$
  - Divisibility into  $x^{k} + 1$ , where  $k = 2^{n} 1$   $x^{7} + 1$
- An irreducible polynomial of degree n is primitive if it divides the polynomial  $x^{k} + 1$  for  $k = 2^{n} 1$ , but not for any smaller positive integer k

#### **Polynomials of degree n=3 (examples):** $k = 2^n - 1 = 2^3 - 1 = 7$

**Primitive polynomials:** 

$$x^3 + x^2 + 1$$

 $x^{3} + x + 1$ 

The polynomials will divide evenly the polynomial  $x^7 + 1$  but not any one of k < 7, hence, they are primitive They are also reciprocal: coefficients are 1011 and 1101

Reducible polynomials (non-primitive):

Primitive polynomial  $x^{3} + 1 = (x + 1)(x^{2} + x + 1)$  $x^{3} + x^{2} + x + 1 = (x + 1)(x^{2} + 1)$ 



#### Simulation of the behaviour of LFSR by polynomial:

#### **Primitive polynomials**



#### **Comparison of test sequences generated:**

Primitive polynomials	5	Non-primitive polynomials				
$x^{3} + x + 1$	$x^3 + x^2 + 1$	$x^{3} + 1$	$x^3 + x^2 + x + 1$			
<b>100</b>	100	100	100			
110	010	010	110			
111	101	001	011			
011	110	100	001			
101	111	010	100			
010	011	001	110			
001	001	100	011			
100	100	010	001			





## **Pseudorandom Testing with LFSR**



No match in the blue sequence

# **Pseudorandom Testing with LFSR**



## **Theory of LFSR: Primitive Polynomials**

Number of primitive polynomials of degree *N* 

Ν	No				
1	1				
2	1				
4	2				
8	16				
16	2048				
32	67108864				

Ν **Primitive Polynomials** 1,2,3,4,6,7,15,22  $1 + X + X^{n}$ 5,11,21,29  $1 + X^2 + X^n$ 10,17,20,25,28,31  $1 + X^3 + X^n$ 9  $1 + X^4 + X^n$  $1 + X^5 + X^n$ 23 18  $1 + X^7 + X^n$  $1 + X^2 + X^3 + X^4 + X^n$ 8  $1 + X + X^3 + X^4 + X^n$ 12  $1 + X + X^4 + X^6 + X^n$ 13  $1 + X + X^3 + X^4 + X^n$ 14, 16

Table of primitive polynomials up to degree 31

### **Theory of LFSR: Primitive Polynomials**

**Examples of PP (exponents of terms):** 

	n other				n	other					
	1	0				9	4	0			
	2	1	0			10	3	0			
1	3	1	0			11	2	0			
	4	1	0			12	7	4	3	0	
	5	2	0			13	4	3	1	0	$x^{13} + x^4 + x^3 + x + 1$
	6	1	0			14	12	11	1	0	
	7	1	0			15	1	0			
	8	6	5	1	0	16	5	3	2	0	

 $X^3 + X + 3$ 

**Technical University Tallinn, ESTONIA** 

### **BIST: Fault Coverage**

#### **Pseudorandom Test generation by LFSR:**

#### **Motivation for LFSR:**

- low generation cost
- high initial efeciency





#### **Drawback: 100% fault coverage is difficult to achieve**

**Technical University Tallinn, ESTONIA** 

### **BIST: Fault Coverage**

#### **Pseudorandom Test generation by LFSR:**

#### Motivation for LFSR:

- low generation cost
- high initial efeciency



#### **Reasons of the high initial efficiency:**

A circuit may implement  $2^{2^n}$  functions

A test vector partitions the functions into 2 equal sized equivalence classes (correct circuit in one of them)

The second vector partitions into 4 classes etc.

After m patterns the fraction of functions distinguished from the correct function is

$$\frac{1}{2^{2^n} - 1} \sum_{i=1}^m 2^{2^n - i}, \quad 1 \le m \le 2^n$$

TALLINN UNIVERSITY OF TECHNOLOGY

#### Fault Coverage: Functional View



#### Truth table for adder:

#### **BIST: Fault Coverage**



#### **BIST: Structural Approach to Test**



### **BIST: Two Approaches to Test**



#### **Problems with BIST: Hard to Test Faults**

The main motivations of using random patterns are:

Fault Coverage

- low generation cost
- high initial efeciency

Time



**Problem: Low fault coverage** 

#### **Deterministic Scan-Path Test**

#### **Test per Clock:**



Generation of the polynomial and seed for the given test sequence





Generation of the polynomial and seed for the given test sequence

System of linear equations:



Solving the equation by Gaussian

Generation of the polynomial and seed for the given test sequence



**Embedding deterministic test patterns into LFSR sequence:** 

4) Solution:  $x_1 x_2 x_3 x_4 x_5$ - 1 0 0 0 1

LFSR sequence:

5) Polynomial: x<sup>5</sup> + x + 1 Seed: 01111



## Which Test Patterns to Select for as HTF?



#### **Other Problems with Pseudorandom Test**

<u>Problem:</u> low fault coverage

The main motivations of using random patterns are:

- low generation cost
- high initial efeciency



If Reset = 1 signal has probability 0,5 then counter will not work and 1 for AND gate may never be produced

Time

Fault Coverage

Technical University Tallinn, ESTONIA

## **Sequential BIST**

#### A DFT technique of BIST for sequential circuits is proposed

The approach proposed is based on all-branches coverage metrics which is known to be more powerful than all-statement coverage



# **Sequential BIST**



- Status signals entering the control part are made controllable
- In the test mode we can force the UUT to traverse all the branches in the FSM state transition graph
- The proposed idea of architecture requires small device area overhead since a simple controller can be implemented to manipulate the control signals

#### **Example for Sequential BIST**



**Technical University Tallinn, ESTONIA** 

#### **BIST: Different Techniques**

#### **Pseudorandom Test generation by LFSR:**

Full identification is achieved only after 2<sup>n</sup> input combinations have been tried out (exhaustive test)

$$\frac{1}{2^{2^{n}}-1}\sum_{i=1}^{m}2^{2^{n}-1},$$
$$1 \le m \le 2^{n}$$

## A better fault model (stuck-at-0/1)

may limit the number of partitions necessary

#### **Pseudorandom testing of sequential circuits:**

The following rules suggested:

- clock-signals should not be random
- control signals such as reset, should be activated with low probability
- data signals are chosen randomly

#### **Microprocessor testing**

- A test generator picks randomly an instruction and generates random data patterns
- By repeating this sequence a specified number of times it will produce a test program which will test the microprocessor by randomly exercising its logic

#### **Calculation of signal probabilities:**



 For  $PI_1$ :
 P = 0.15 

 For  $PI_2$  and  $PI_3$ :
 P = 0.6 

 For  $PI_4 - PI_6$ :
 P = 0.4 

Probability of detecting the fault  $\equiv 1$  at the input 3 of the gate G:

1) equal probabilities (p = 0.5):

 $P = 0.5 * (0.25 + 0.25 + 0.25) * 0.5^{3} =$ = 0.5 \* 0.75 \* 0.125 = = 0.046

2) weighted probabilities:

#### Hardware implementation of weight generator



**Technical University Tallinn, ESTONIA** 

**Problem:** random-pattern-resistant faults

**Solution: weighted pseudorandom testing** 

The probabilities of pseudorandom signals are weighted, the weights are determined by circuit analysis



NCV – non-controlling value

The more faults that must be tested through a gate input, the more the other inputs should be weighted to NCV **NDI** - number of primary inputs for each gate determined by the back-trace cone

NDI - relative measure of the number of faults to be detected through the gate





 $R_{I} = NDI_{G} / NDI_{I}$ 

R<sub>1</sub> - the desired ratio of the NCV (1) to the controlling value (0) for each gate input

NCV - noncontrolling value

The more faults that must be tested through a gate input, the more the other inputs should be weighted to NCV





#### Example:

$$R_1 = NDI_G / NDI_I = 6/1 = 6$$

$$R_2 = NDI_G / NDI_I = 6/2 = 3$$

$$R_3 = NDI_G / NDI_I = 6/3 = 2$$

More faults must be detected through the third input than through others

This results in the other inputs being weighted more heavily towards NCV
#### **Calculation of signal weights:**



W0, W1 - weights of the signals are calculated by backtracking

#### **Calculation of W0, W1 for inputs**

Function	W0 <sub>IN</sub>	W1 <sub>IN</sub>
AND	W0 <sub>G</sub>	Rı * W1 <sub>G</sub>
NAND	W1 <sub>G</sub>	Rı * W0 <sub>G</sub>
OR	Rı * W0 <sub>G</sub>	W1 <sub>G</sub>
NOR	RI * W1 <sub>G</sub>	W0 <sub>G</sub>

### **Calculation of signal weights:**



Backtracing from all the outputs to all the inputs of the given cone

Weights are calculated for all gates and inputs

Fun	ction	W0 <sub>I</sub>	W1
OR		Rı * W0 <sub>G</sub>	W1 <sub>G</sub>
NO	२	Rı * W1 <sub>G</sub>	W0 <sub>G</sub>

#### **Calculation of signal probabilities:**



#### **Calculation of signal probabilities:**



For  $PI_1$ :P1 = 0.15For  $PI_2$  and  $PI_3$ :P1 = 0.6For  $PI_4 - PI_6$ :P1 = 0.4

Probability of detecting the fault  $\equiv 1$  at the input 3 of the gate G:

1) equal probabilities (p = 0.5):

$$P = 0.5 * (0.25 + 0.25 + 0.25) * 0.5^{3} =$$
  
= 0.5 \* 0.75 \* 0.125 =  
= 0.046

2) weighted probabilities: P = 0.85 \* \* (0.6 \* 0.4 + 0.4 \* 0.6 + 0.6<sup>2</sup>) \* \* 0.6<sup>3</sup> = = 0.85 \* 0.84 \* 0.22 = = 0.16

### **The Main BIST Problems**

### On circuit

- Test pattern generation
- Response verification
- Random pattern generation, Very long tests Hard-to-test faults
- Response compression Aliasing of results



### **Pseudorandom Test Generation**

### LFSR – Linear Feedback Shift Register:



**Polynomial:**  $P(x) = x^4 + x^3 + 1$ 

### <u>Signature analyzer:</u>



Parallel Signature Analyzer:

Single Input Signature Analyser



### **Special Cases of Response Compression**



### **Special Cases of Response Compression**



5. Signature analysis

# Theory of LFSR

The principles of CRC (Cyclic Redundancy Coding) are used in LFSR based test response compaction

Coding theory treats binary strings as polynomials:

$$R = r_{m-1} r_{m-2} \dots r_1 r_0 - m$$
-bit binary sequence (binary string)  

$$R(x) = r_{m-1} x^{m-1} + r_{m-2} x^{m-2} + \dots + r_1 x + r_0 - polynomial in x$$

**Example:** 

11001  $\rightarrow$  R(x) = x<sup>4</sup> + x<sup>3</sup> + 1

Only the coefficients are of interest, not the actual value of x However, for x = 2, R(x) is the decimal value of the bit string

## Theory of LFSR

### **Arithmetic of coefficients:**

- linear algebra over the field of 0 and 1: all integers mapped into either 0 or 1
- mapping: representation of any integer n by remainder r resulting from the division of n by 2:

 $n = 2m + r, r \in \{0,1\}$  or  $r = n \pmod{2}$ 

Linear - refers to the arithmetic unit (modulo-2 adder), used in CRC generator (linear, since each bit has equal weight upon the output)

**Examples (addition, multiplication):** 

$x^4 + x^3 + x + 1$	$x^4 + x^3 + x + 1$
+ $X^4$ + $X^2$ + X	* x + 1
$x^3 + x^2 + 1$	$x^5 + x^4 + x^2 + x$
	$x^4 + x^3 + x + 1$
	$x^5 + x^3 + x^2 + 1$

## Theory of LFSR

**Characteristic Polynomials:** 

$$G(x) = c_0 + c_1 x + c_2 x^2 + \dots + c_m x^m + \dots = \sum_{m=0}^{\infty} c_m x^m$$
  
Divider  $\cdots$   $x^2 + 1$   $\begin{vmatrix} x^2 + x + 1 & \bullet \cdots & \bullet \\ x^4 + x^3 & +1 & \bullet \cdots & \bullet \\ x^4 & \frac{+x^2}{x^3 + x^2 & +1} \\ x^3 & \frac{+x}{x^2 + x + 1} \\ \frac{x^2 + x + 1}{x} & \frac{x^2 + x + 1}{x} \end{vmatrix}$ 

Division of one polynomial P(x) by another G(x) produces a quotient polynomial Q(x), and if the division is not exact, a remainder polynomial R(x)

$$\frac{P(x)}{G(x)} = Q(x) + \frac{R(x)}{G(x)}$$

Example:

$$\frac{P(x)}{G(x)} = \frac{x^7 + x^3 + x}{x^5 + x^3 + x + 1} = x^3 + x^2 + 1 + \frac{x^2 + 1}{x^5 + x^3 + x + 1}$$

### Remainder R(x) is used as a check word in data transmission

The transmitted code consists of the message P(x) followed by the check word R(x)

Upon receipt, the reverse process occurs: the message P(x) is divided by known G(x), and a mismatch between R(x) and the remainder from the division indicates an error



## **BIST: Hardware for Signature Analysis**



### **Aliasing:**



### **Aliasing:**



- L test length
- N number of stages in Signature Analyzer

 $k = 2^{L}$  - number of different possible responses

No aliasing is possible for those strings with L - N leading zeros since they are represented by polynomials of degree N - 1 that are not divisible by characteristic polynomial of LFSR

### **Parallel Signature Analyzer:**

#### Single Input Signature Analyser



### **Signature calculating for multiple outputs:**



## **BIST Architectures**

### **General Architecture of BIST**



- BIST components:
  - Test pattern generator (TPG)
  - Test response analyzer (TRA)
  - BIST controller
- A part of a system (<u>hardcore</u>) must be operational to execute a self-test
- At minimum the hardcore usually includes <u>power</u>, <u>ground</u>, and <u>clock</u> circuitry
- Hardcore should be tested by
  - external test equipment or
  - it should be designed selftestable by using various forms of redundancy

# **BIST: Joining TPG and SA**

### **Two functionalities of LFSR:**



### **Pseudorandom Test Generation**

### **LFSR – Linear Feedback Shift Register:**

### Why modular LFSR is useful for BIST?



### **BIST Architectures**



### **BIST: Circular Self-Test Architecture**



### **BIST: Circular Self-Test Path**



## **BIST Embedding Example**



## **BIST Architectures**

### **STUMPS**:

Self-Testing Unit Using MISR and Parallel Shift Register Sequence Generator



LOCST: LSSD On-Chip Self-Test



### **Scan-Based BIST Architecture**



PS – Phase shifter
Scan-Forest
Scan-Trees
Scan-Segments (SC)
Weighted scanenables for SS
Compactor - EXORs

Figure 1: Scan-based BIST for *n*-detection with weighted scan-enable signals and scan forest.

Copyright: D.Xiang 2003

## **Problems with BIST**

The main motivations of using random patterns are:

- low generation cost
- high initial efeciency



### **Problems:**

- Very long test application time
- Low fault coverage
- Area overhead
- Additional delay

### **Possible solutions**

- Weighted pseudorandom test
- Combining pseudorandom test with deterministic data
  - Multiple seed
  - Bit flipping
- Hybrid BIST



### **Problems with BIST: Hard to Test Faults**

The main motivations of using random patterns are:

Fault Coverage

- low generation cost
- high initial efeciency

Time



**Problem: Low fault coverage** 

# **Deterministic Synthesis of LFSR**

Generation of the polynomial and seed for the given test sequence



### Hybrid Built-In Self-Test

#### **Deterministic patterns**



Hybrid test set contains pseudorandom and deterministic vectors

Pseudorandom test is improved by a stored test set which is specially generated to target the random resistant faults

### **Optimization problem:**

Where should be this breakpoint?

#### **Pseudorandom Test**

**Determ. Test** 

## **Optimization of Hybrid BIST**



PR test length	# not ( <mark>fas</mark> t	faults detected analysi	d (slov s)	sts nee w analy	deo vsis
k	$r_{DET}(k)$	$r_{NOT}(k)$	FC(k)	t(k)	
1	155	839	15.6%	104	
2	76	763	23.2%	104	
3	65	698	29.8%	100	
4	90	608	38.8%	101	
5	44	564	43.3%	99	
10	104	421	57.6%	95	
20	44	311	68.7%	87	
50	51	218	78.1%	74	
100	16	145	85.4%	52	
200	18	114	88.5%	41	
411	31	70	93.0%	26	
954	18	28	97.2%	12	
1560	8	16	98.4%	7	
2153	11	5	99.5%	3	
3449	2	3	99.7%	2	
4519	2	1	99.9%	1	
4520	1	0	100.0%	0	

#### How to convert #faults to #tests

### **Deterministic Test Length Estimation**



### **Deterministic Test Length Estimation**



PR test length ↓	# fa de (fast	aults not etected t analysi	t tes (slow s)	sts nee w analy ↓	ded ˈsis)
k	$r_{DET}(k)$	r <sub>NOT</sub> (k)	FC(k)	t(k)	
1	155	839	15.6%	104	
2	76	763	23.2%	104	
3	65	698	29.8%	100	
4	90	608	38.8%	101	
5	44	564	43.3%	99	
10	104	421	57.6%	95	
20	44	311	68.7%	87	
50	51	218	78.1%	74	
100	16	145	85.4%	52	
200	18	114	88.5%	41	
411	31	70	93.0%	26	
954	18	28	97.2%	12	
1560	8	16	98.4%	7	
2153	11	5	99.5%	3	
3449	2	3	99.7%	2	
4519	2	1	99.9%	1	
4520	1	0	100.0%	0	

#### How to convert #faults to #tests
Two possibilities to find the length of deterministic data for each possible breakpoint in the pseudorandom test sequence:



Only fault coverage is calculated



#### Fault table based approach

A deterministic test set with fault table is calculated For each breakpoint of P-sequence, the fault table is updated and remaining det. patterns are determined  $R_1 R_2 R_k R_{k+1} R_{k+2} R_n$ 



#### Fault table based approach

A deterministic test set with fault table is calculated For each breakpoint of P-sequence, the fault table is updated and remaining det. patterns are determined





## **Experimental Data: HybBIST Optimization**

Finding optimal brakepoint in the pseudorandom sequence:

Pseudorandom Test		Det. Test	
L <sub>OPT</sub>	LMAY	S <sub>OPT</sub>	Smax
<b>*</b>	+	<b>+</b>	

#### **Optimized hybrid test process:**

Pseudorandom Test Det. Test

Circuit	LMAX	LOPT	SMAX	SOPT	Bĸ	CTOTAL
C432	780	91	80	21	4	175
C499	2036	78	132	60	6	438
C880	5589	121	77	48	8	505
C1355	1522	121	126	52	6	433
C1908	5803	105	143	123	5	720
C2670	6581	444	155	77	30	2754
C3540	8734	297	211	110	7	1067
C5315	2318	711	171	12	23	987
C6288	210	20	45	20	4	100
C7552	18704	583	267	61	51	3694

### Hybrid BIST with Reseeding

The motivation of using random patterns is:

Fault Coverage

low generation cost -



**Problem:** low fault coverage  $\rightarrow$  long PR test



# **Hybrid BIST with Reseeding**



### **Store-and-Generate Test Architecture**



- ROM contains deterministic data for BIST control to target hard-to-test-faults
- Each pattern  $P_k$  in ROM serves as an initial state of the LFSR for test pattern generation (TPG) **seeds**
- Counter 1 counts the number of pseudorandom patterns generated starting from P<sub>k</sub> width of the windows
- After finishing the cycle for Counter 2 is incremented for reading the next pattern P<sub>k+1</sub> – for starting the new window

### **Store-and-Generate vs. Hybrid BIST**



### **HBIST Optimization Problem**



Minimize L at given M and 100% FC

# **Hybrid BIST Optimization Algorithm 1**



Algorithm is based on D-patterns ranking

Deterministic test patterns with 100% quality are generated by ATPG

The best pattern is selected as a seed

A pseudorandom block is produced and the fault table of ATPG patterns is updated

The procedure ends when 100% fault coverage is achieved

# **Hybrid BIST Optimization Algorithm 2**

 $\mathrm{PT}^*$ 

#### **P-blocks are ranked**



### Algorithm is based on P-blocks ranking

Deterministic test patterns with 100% quality are generated by ATPG

All P-blocks are generated for all D-patterns and ranked

The best P-block is selected included into sequence and updated

The procedure ends when 100% fault coverage is achieved

### **Cost Curves for Hybrid BIST with Reseeding**

### Two possibilities for reseeding:

Constant block length (less HW overhead) Dynamic block length \ (more HW overhead)



### **Functional Self-Test**

- Traditional BIST solutions use special hardware for pattern generation on chip, this may introduce area overhead and performance degradation
- New methods have been proposed which exploit specific functional units like arithmetic blocks or processor cores for on-chip test generation
- It has been shown that adders can be used as test generators for pseudorandom and deterministic patterns
- Today, there is no general method how to use arbitrary functional units for built-in test generation

# **Hybrid Functional BIST**

- To improve the quality of FBIST we introduce the method of Hybrid FBIST
- The idea of Hybrid FBIST consists in using the mixture of
  - functional patterns produced by the microprogram (no additional HW is needed), and
  - additional stored deterministic test patterns to improve the total fault coverage (HW overhead: MUX-es, Memory)
- Tradeoffs should be found between
  - the testing time and
  - the HW/SW overhead cost

### **Example: Functional BIST for Divider**

### **Functional BIST quality analysis for**



### **Example: Functional BIST Quality for Divider**

### Fault coverage of FBIST compared to Functional test

Data	Functional testing				Functional BIST			
	B1	B2		Total	B1	B2	Total	
4/2	13.21	15.09		14.15	35.14	40.57	29.72	
7/2	21.23	16.98		19.10	38.44	47.64	29.25	
6/3	19.34	31.6		25.47	41.04	39.62	42.45	
8/2	25.47	10.38		17.92	32.07	40.57	25.00	
9/4	8.96	5.66		7.31	36.56	47.64	25.47	
9/3	32.55	26.89		29.72	43.63	46.07	40.57	
12/6	13.44	8.02		18.87	36.08	39.62	32.55	
14/2	18.16	25.00		11.32	37.50	49.06	25.94	
15/3	29.48	31.13		27.83	47.88	50.00	45.75	
2/4	7.8	7.55		8.02	29.01	20.75	33.02	
Aver.	18.96	17.83		17.97	37.74	42.15	32.97	
Gain	1.0	1.0		1.0	2.0	2.4	1.8	



**FBIST:** collection and analysis of samples during the working mode **Fault coverage** is better, however, still very low (ranging from 42% to 70%)

### **Hybrid Built-In Self-Test**

#### **Deterministic patterns**



Hybrid test set contains pseudorandom and deterministic vectors

Pseudorandom test is improved by a stored test set which is specially generated to target the random resistant faults

### **Optimization problem:**

Where should be this breakpoint?

#### **Pseudorandom Test**

**Determ. Test** 

### **Hybrid Functional BIST for Divider**

### **Hybrid** Functional BIST implementation



### **Cost Functions for Hybrid Functional BIST**

**Total cost:** 

 $C_{Total} = C_{FB_{Total}} + C_{D_{Total}}$ 

The cost of functional test part:  $C_{FB_Total} = C_{FB_Const} + \alpha C_{FB_T} + \beta C_{FB_M}$ 

The cost of deterministic test part:

$$\boldsymbol{C}_{D\_Total} = \boldsymbol{C}_{D\_Const} + \alpha \boldsymbol{C}_{D\_T} + \beta \boldsymbol{C}_{D\_M}$$

 $C_{FB\_Const}, C_{D\_Const} - 1$   $C_{FB\_T}, C_{D\_T} - 2$   $\alpha, \beta - 3$ 

- HW/SW overhead
- testing time cost
- weights of time and memory expenses



### **Hybrid Functional BIST Quality**

### Hyb FBIST with multiple seeds (data operands)

Functional test part					Determ. test		
					part		Total
k	$N_{j}$	Ν	FC %	Total cost	D	Total cost	cost
0	0	0	100	0	58	6148	6148
1	108	108	66,8	140	24	2544	2684
2	105	213	76,7	277	18	1908	2185
3	113	326	83,3	518	17	1802	2320
4	108	434	85,5	690	16	1696	2386
5	110	544	88,4	864	15	1590	2454

k - number of
operands used
in the FBIST

The fault coverage increases if *k* increases

### **Functional Self-Test with DFT**



## **Hybrid BIST for Multiple Cores**

### **Embedded tester for testing multiple cores**



# **Hybrid BIST for Multiple Cores**



### **Total Test Cost Estimation**



### **Multi-Core Hybrid BIST Optimization**

### **Cost of BIST:** $C_{\text{TOTAL}} = \alpha k + \beta t(k)$





#### Two problems:

- 1) Calculation of DT  $\beta t(k)$  cost is difficult
- 2) We have to optimize *n* (!) processes

How to avoid the calculation of the very expensive full DT  $\beta t(k)$  cost curve?

### **Deterministic Test Length Estimation**



### **Deterministic Test Cost Estimation**



### **Total Test Cost Estimation**



# **Multi-Core Hybrid BIST Optimization**



- 1 First estimation
- 1\* Real cost calculation
- 2 Correction of the estimation
- 2\* Real cost calculation
- 3 Correction of the estimation
- 3\* Final real cost

G.Jervan, P.Eles, Z.Peng, R.Ubar, M.Jenihhin. Test Time Minimization for Hybrid BIST of Core-Based Systems. *Asian Test Symposium 2003,* Xi'an, China, November 17-19, 2003,

### **Optimized Multi-Core Hybrid BIST**

# Pseudorandom test is carried out in parallel, deterministic test - sequentially



# **Test-per-Scan Hybrid BIST**

Every core's BIST logic is capable to produce a set of independent pseudorandom test The pseudorandom test sets for all the cores can be carried out simultaneously



### **Bus-Based BIST Architecture**



- Self-test control broadcasts patterns to each CUT over bus parallel pattern generation
- Awaits bus transactions showing CUT's responses to the patterns: serialized compaction

## **Broadcasting Test Patterns in BIST**

Concept of test pattern sharing via novel scan structure – to reduce the test application time:



Traditional single scan design

**Broadcast test architecture** 

While one module is tested by its test patterns, the same test patterns can be applied simultaneously to other modules in the manner of pseudorandom testing

### **Broadcasting Test Patterns in BIST**

#### **Examples of connection possibilities in Broadcasting BIST:**



*j*-to-*j* connections

**Random connections** 

### **Broadcasting Test Patterns in BIST**

### Scan configurations in Broadcasting BIST:


## **Software BIST**

#### Software based test generation:



To reduce the hardware overhead cost in the BIST applications the hardware LFSR can be replaced by software

Software BIST is especially attractive to test SoCs, because of the availability of computing resources directly in the system (a typical SoC usually contains at least one processor core)

The TPG software is the same for all cores and is stored as a single copy All characteristics of the LFSR are specific to each core and stored in the ROM They will be loaded upon request.

For each additional core, only the BIST characteristics for this core have to be stored

# **Embedded Built-in Self-Diagnosis (BISD)**

### Introduction to Fault Diagnosis

- Combinational diagnosis (effect-cause approach)
- Sequential (adaptive) diagnosis (cause-effect approach)
- General conception of embedded BISD
- Diagnostic resolution
  - Intersection based on test subsequences
  - Intersection based on using signature analyzers
- Fault model free diagnosis
- Fault evidence based diagnosis

# Why Fault Masking is Important Issue?

Diagnosis method		Test result				
<b>D</b>	Tes	ted fau	ılts			Passed
Devil's advocate			Tes	sted fau	ılts	Failed
approacn		Tes	sted fau	lts		Failed
Single fault assumption				Fault candi- dates		Diagnosis
Multiple faults allowed	?	I	ault ca	ndidate		
Angel's advocate	Pı	oved C	Ж	Fa candi	ult idates	



### **Fault Diagnosis**



## **Sequential Fault Diagnosis**

### Sequential fault diagnosis by Edge-Pin Testing (cause-effect)

	$F_1$	$F_2$	F <sub>3</sub>	F <sub>4</sub>	F <sub>5</sub>	F <sub>6</sub>	F <sub>7</sub>
<b>T</b> <sub>1</sub>	0	1	1	0	0	0	0
$T_2$	1	0	0	1	0	0	0
<b>T</b> <sub>3</sub>	1	1	0	1	0	1	0
$T_4$	0	1	0	0	1	0	0
<b>T</b> <sub>5</sub>	0	0	1	0	1	1	0
$T_6$	0	0	1	0	0	1	1

F<sub>1</sub>,F<sub>4</sub>,F<sub>5</sub>,F<sub>6</sub>,F<sub>7</sub>

 $F_1, F_2$ 

 $F_3, F_4$ 

 $F_7$ 

 $T_1$ 

#### **Diagnostic tree**

Two faults  $F_{1}, F_{4}$  remain indistinguishable

Not all test patterns used in the fault table are needed

> Different faults need for identifying test sequences with different lengths

The shortest test contains two patterns, the longest four patterns



 $F_1, F_4$ 

 $T_2$ 

### **Embedded BIST Based Fault Diagnosis**





**Technical University Tallinn, ESTONIA** 

### **Introduction to Information Theory**



**Entropy**  $H_X$  of a discrete random variable X is a measure of the amount of *uncertainty* associated with the value of X

$$H = -\sum_{i} p_i \log_2(p_i)$$

where  $p_i$  is the probability of occurrence of the *i*-th possible value of the source symbol; (the entropy is given in the units of "bits" (per symbol) because it uses log of base 2)

$$H_X = -p \log_2 p - (1-p) \log_2 (1-p)$$

 $I = -p \log_2 p - (1-p) \log_2 (1-p)$ p - probability of detecting a fault

# Measuring of information we get from the test:

$$I = -p \log_2 p - (1-p) \log_2 (1-p)$$

p – probability of detecting a fault

# Pseudorandom test fault simulation (detected faults)

N⁰	All faults	New faults	Coverage
1	5	5	16.67%
2	15	10	50.00%
3	16	1	53.33%
4	17	1	56.67%
5	20	3	<b>66.67%</b>
6	21	1	70.00%
7	25	4	83.33%
8	26	1	86.67%
9	29	3	96.67%
10	30	1	100.00%

# Binary search with bisectioning of test patterns



Average number of test sessions: 3,3 Average number of clocks: 8,67

# **Pseudorandom test fault simulation (detected faults)**

N⁰	All faults	New faults	Coverage
1	5	5	16.67%
2	15	10	<b>50.00%</b>
3	16	1	53.33%
4	17	1	56.67%
5	20	3	66.67%
6	21	1	70.00%
7	25	4	83.33%
8	26	1	86.67%
9	29	3	96.67%
10	30	1	100.00%

# Binary search with bisectioning of faults



Average number of test sessions: 3,06 Average number of clocks: 6,43

**Diagnosis with multiple signatures** (based on reasoning of spacial information):



#### **Diagnosis with multiple signatures:**







Diagnosis with multiple signatures:

**Measured:** 

- average resolution
- average test length

Compared: 1SA, 5SA, 10SA

#### Gain in test length: 6 times

R.Ubar, S.Kostin, J.Raik. Embedded FaultDiagnosis in Digital Systems with BIST.J. of Microprocessors and Microsystems,Volume 32, August 2008, pp. 279-287.

### **Extended Fault Models**

Extensions of the parallel critical path tracing for two large general fault classes for modeling physical defects:



### Fault-Model Free Fault Diagnosis

### Combined cause-effect and effect-cause diagnosis Effect Faulty area Cause

Faulty system

### Effect Faulty area Cause Faulty 2) Effect-Cause block **Fault Diagnosis** Faulty block is located in the suspected faulty area Fault Failing test Test

patterns

1) Cause-Effect **Fault Diagnosis** 

Suspected faulty area is located based on the fault table (dictionary)

### 3) Fault Reasoning

Failing test patterns are mapped into the suspected defect or into a set of suspected defects in the faulty block

### Practical Use of Boolean Differences



© Raimund Ubar

A transistor fault causes a change in a logic function not representable by SAF model

**Correct function:** 

Faulty function:

**Defect variable:** 

 $y = x_1 x_2 x_3 \lor x_4 x_5$  $y^d = (x_1 \lor x_4)(x_2 x_3 \lor x_5)$ 

 $d = \begin{cases} 0 - defect \ d \text{ is missing} \\ 1 - defect \ d \text{ is present} \end{cases}$ 

**Generic function with defect:** 

$$y^* = (y \wedge \overline{d}) \vee (y^d \wedge d)$$

Mapping the physical defect onto the logic level by solving the equation:

$$\frac{\partial y^*}{\partial d} = 1$$



### Fault Table: Mapping Defects to Faults

		Erroneous function $f^{di}$ $p_i$		Input patterns $t_j$															
ĩ	Fault $a_i$	Erroneous function <i>f</i>	$p_i$	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	B/C	not((B*C)*(A+D))	0.010307065				1								1	1	1		
2	B/D	not((B*D)*(A+C))	0.000858922				1								1	1		1	
3	B/N9	B*(not(A))	0.043375564	1	1	1					1	1	1	1					
4	B/Q	B*(not(C*D))	0.007515568	1	1	1						1	1	1		1	1	1	
5	B/VDD	not(A+(C*D))	0.001717844									1	1	1					
6	B/VSS	not(C*D)	0.035645265													1	1	1	
7	A/C	not((A*C)*(B+D))	0.098990767				1				1					1	1		
8	A/D	not((A*D)*(B+C))	0.013098561				1											7	
9	A/N9	A*(not(B))	0.038651492	1	1	1											-		
10	A/Q	A*(not(C*D))	0.025982392	1	1	1				_		-							
11	A/VDD	not(B+(C*D))	0.000214731					Α	_	_	0								
12	C/N9	not(A+B+D)+(C*(not((A*B)+D)))	0.020399399		1						X			-		_			
13	C/Q	C*(not(A*B))	0.033927421	1	1			В					L						
14	C/VSS	not(A*B)	0.005153532												1		F.	Υ	
15	D/N9	not(A+B+C)+(D*(not((A*B)+C)))	0.007730298			1		<b>^</b>					Г						
16	D/Q	D*(not(A*B))	0.149452437	1		1		L			&								
17	N9/Q	not((A*B)+(B*C*D)+(A*C*D))	0.143654713					D	-	-									
18	N9/VDD	not((C*D)+(A*B*D)+(A*B*C))	0.253382006									_							
19	Q/VDD	SA1 at Q	0.014386944				1												1
20 1918	Q/VSS	SA0 at Q	0.095555078	1	1	1			<u> </u>										

II TALLINNA TEHNIKAULIKOOL

TALLINN UNIVERSITY OF TECHNOLOGY

### Generalization: Functional Fault Model













#### **Different classical fault cases**

Technical University Tallinn, ESTONIA

### **Fault Diagnosis Without Fault Models**







Example:

SAF	γ <sub>T</sub>	στ	I <sub>T</sub>
<i>f</i> <sub>1</sub>	0	42	0
<i>f</i> <sub>2</sub>	30	42	15
<i>f</i> <sub>3</sub>	30	42	25
$f_4$	30	42	30
<i>f</i> <sub>5</sub>	30	36	38
<i>f</i> <sub>6</sub>	38	23	22
f <sub>7</sub>	38	23	23

 $\Delta \gamma_t = \min \left( \Delta \sigma_t, \Delta l_t \right)$ 

### Fault Tolerance: Error Detecting Codes



Technical University Tallinn, ESTONIA

## **Error Detecting/Correcting Codes**



## **Error Detecting/Correcting Codes**



### Fault Tolerance: Error Correcting Codes

d = 2e + 1 - 2e - error detection e - error correction



### Fault Tolerance: One Error Correcting Code



**Technical University Tallinn, ESTONIA** 

## **Fault Tolerant Communication System**



### **Error Detection in Arithmetic Operations**

### Residue codes

- N information code
- C = (N) mod m check code
- m residue of the code

 $p = \lceil \log_2 m \rceil - number of check bits$ 

### <u>Example</u>

Information bits:  $l_2$ ,  $l_1$ ,  $l_0$ m = 3, p = 2 Check bits:  $c_1$ ,  $c_0$ 



### **Error Detection in Arithmetic Operations**

4	Add	litic	<u>n:</u>						Mult	tipli	cati	ion:			
lr	nfor	m	atic	on b	its	Chec	k bi	its	Infor	ma	itio	n bits	Chec	k bit	ts
	0	0	1	0		1	0	2.2	0	0	1	0	1	0	2.2
	0	1	0	0		0	1	4.1	0	1	0	0	0	1	4.1
	0	1	1	0		1	1	6.3	1	0	0	0	1	0	8.2
	(6)r	no	d3	= 0		(3)mo	od3	= 0	(8)r	noo	d3 =	= 2	(2)mo	od3 :	= 2
	<u> </u>														
	nfo	rm	ati	on k	oits	Che	ck b	oits	Info	rm	atic	on bits	Che	ck bi	its
I	nfo 0	rm 0	ati 1	on k 0	oits	Cheo 1	ck b 0	oits 2.2	Info 0	rm: 0	atic 1	on bits 0	Che 1	ck bi 0	its 2.2
I	nfo 0 0	orm 0 1	ati 1 0	on k 0 0	oits	Che 1 0	ck b 0 1	oits 2.2 4.1	Info 0 0	rm: 0 1	atic 1 0	on bits 0 0	Che 1 0	ck bi 0 1	its 2.2 4.1
I	nfo 0 0 0	orm 0 1	ati 1 0 0	on k 0 0	oits	Cheo 1 0	ck b 0 1 1	oits 2.2 4.1 <b>4</b> .3	Info 0 0 1	rm 0 1 0	atic 1 0 0	on bits 0 0 1	Che 1 0	ck bi 0 1 0	its 2.2 4.1 <b>9</b> .2

### **Error Detection in Arithmetic Operations**



### Fault Tolerance: One Error Correcting Code

### One error correction code: $2^{c} \ge q + c + 1$



**Calculation of check sums:** 

$$\sum_{k\in P_i} b_k = 0, i = 1, \dots, c$$

**Parity bits for c = 3:** 

$$P_1 = b_1 \oplus b_3 \oplus b_5 \oplus b_7 = 0$$
$$P_2 = b_2 \oplus b_3 \oplus b_6 \oplus b_7 = 0$$
$$P_3 = b_4 \oplus b_5 \oplus b_6 \oplus b_7 = 0$$
## Theory of LFSR

Characteristic Polynomials:

$$G(x) = c_0 + c_1 x + c_2 x^2 + \dots + c_m x^m + \dots = \sum_{m=0}^{\infty} c_m x^m$$

Multiplication of polynomials  $x^{2} + x + 1$  $\frac{x^{2} + 1}{x^{2} + x + 1}$  $\frac{x^{4} + x^{3} + x^{2}}{x^{4} + x^{3} + x + 1}$ 

## **Fault Tolerant Communication System**

