

# IBM experiments in soft fails in computer electronics (1978–1994)

by J. F. Ziegler  
H. W. Curtis  
H. P. Muhlfeld  
C. J. Montrose  
B. Chin  
M. Nicewicz  
C. A. Russell  
W. Y. Wang  
L. B. Freeman  
P. Hosier  
L. E. LaFave  
J. L. Walsh  
J. M. Orro  
G. J. Unger  
J. M. Ross  
T. J. O'Gorman  
B. Messina  
T. D. Sullivan  
A. J. Sykes  
H. Yourke  
T. A. Enger  
V. Tolat  
T. S. Scott  
A. H. Taber  
R. J. Sussman  
W. A. Klein  
C. W. Wahaus

---

**This historical review covers IBM experiments in evaluating radiation-induced soft fails in LSI electronics over a fifteen-year period, concentrating on major scientific and technical advances which have not been previously published.**

## Introduction

Electronic circuits function by identifying small packets of charge as elemental bits of information. Any noise which

modifies these small packets of charge may cause the stored information to change. This electrical noise may come from well-known sources such as a noisy power supply or radiation from lightning [1]. Extensive design effort is spent making electronics immune to such noise. Many experts think that computer soft fails<sup>1</sup> are due

<sup>1</sup> The term *hard fail* refers to the permanent failure of some electronic element. Originally it derived from the term *hardware failure*. In complex LSI circuits, it can mean the failure of just one basic functional block of the complex chip. A *soft fail* (or *soft error*) is defined as a spontaneous error or change in stored information which cannot be reproduced. Such errors in LSI chips are usually caused by excessive electronic noise.

©Copyright 1996 by International Business Machines Corporation. Copying in printed form for private use is permitted without payment of royalty provided that (1) each reproduction is done without alteration and (2) the *Journal* reference and IBM copyright notice are included on the first page. The title and abstract, but no other portions, of this paper may be copied or distributed royalty free without further permission by computer-based and other information-service systems. Permission to *republish* any other portion of this paper must be obtained from the Editor.




Although Figure 2 shows many types of sea-level particles, the only two which have been shown to cause significant LSI problems are neutrons and pions. Both of these particles work in the same way: They hit a silicon nucleus and fracture it into a star of exploding fragments. Each of these fragments generates a stream of electrical charges which can upset almost any circuit. We have found that all circuits are susceptible to soft fails due to cosmic rays. The scientific problem is to determine accurately what is the probability of upset, and how to contain this within the desired standards of reliability. Electronics may be partially shielded from cosmic rays by concrete ceilings: The attenuation is about  $2^{d/1.4}$ , where  $d$  is the concrete thickness in feet (e.g., 3 ft of concrete = 50% reduction) [3].

### Summary of conclusions

In this summary, the abbreviation SER refers to soft-error rate, usually in fails per unit time (e.g., fails per year). This rate consists of two parts: cosmic SER and radioactive SER, referring to the two sources of particles. Topics in *italics* are fully described in later sections.

- The cosmic ray intensity is greatest at high terrestrial altitudes, and approaches zero under extensive shielding. IBM has conducted extensive *field testing*<sup>3</sup> of components at high altitudes (10000 ft), at moderate altitudes (5000 ft), at sea level, and under shielding of 50 ft of concrete. All elevated-altitude tests showed cosmic-ray-induced fails in electronic components.
- In all tests, the observed fail rate scaled directly with the cosmic ray intensity, over a total observed change of more than 1000×
- *Accelerated testing* techniques have been developed to measure the cosmic SER of LSI circuits in a few hours [4]. The results are shown to be quite close to those measured by *field testing* of thousands of parts for many months at various altitudes (after contributions from other sources of soft fails are removed) [5].
- As LSI memory devices become smaller, they become more sensitive to nuclear-radiation-induced soft fails.
- The circuit types most resistant to soft errors are CMOS and n-MOS static arrays, and DRAMs with deep buried layers to prevent *charge funneling*. The circuits most sensitive to cosmic rays are bipolar SRAMs. For recent circuits, the SER differences between various chips span more than four decades of sensitivity.
- Bipolar *logic circuits* were measured in 1990 and found to be sensitive to cosmic-ray-induced errors [4]. Since

<sup>3</sup> The term *field testing* refers to all testing of computer chips after exposure to natural background radiation. This includes testing with special chip testers which evaluate hundreds of chips under controlled conditions.



**Figure 2**

The figure shows a schematic view of how cosmic rays cascade through the earth's atmosphere. The high-energy particle flux which hits the earth's outer atmosphere contains about 1000 particles/m<sup>2</sup>-s, mostly protons with energies far above 1 GeV. As the particles hit atmospheric atoms, they shatter them, causing a cascade which increases to a particle flux of 1000000/m<sup>2</sup>-s at airplane altitudes (40000 ft). The lower atmosphere is so dense that much of the flux is absorbed by sea level, where the flux is only ten times higher than the incident flux. The cascades contain a zoo of particles, of which only the neutrons and pions can cause significant LSI fails.

this is the earliest date of extensive logic testing, the fail rate of previous generations of logic chips is unknown.

- IBM manufacturing process variations historically introduced a spread of circuit SER of about  $\pm 1.5\times$  between identical chips, but recent chips from 1988 to 1992 show a SER variation of about  $2\times$ . Some non-IBM commercial LSI circuits show chip-to-chip variation  $>200\times$  ( $>20000\%$ ), which increases the need for detailed testing of many parts. See Reference [4] for details and examples.
- The measured SER cross sections of all chips are almost independent of the angle of the cosmic ray particles to the circuit plane. This leads to the conclusion that the cosmic SER of a device depends mostly on its sensitive volume, and not on its individual device dimensions. Mounting orientation is not a significant factor in a chip's SER.

**Table 1** Table of contents.

<b>Historical perspective of soft errors</b> .....	6
• 1954–1957—Discovery of soft fails in digital electronics .....	6
• 1975—Soft errors in satellites from solar particles .....	6
• 1978—Discovery of soft errors from alpha-particles .....	6
<b>IBM historical development: 1978–1988</b> .....	7
• 1978—IBM predictions of soft errors from cosmic rays .....	7
• 1984—Reports of memory reliability problems in Denver .....	9
• 1984—Testing of sensitivity of bipolar memory chips to cosmic ray particles .....	10
• 1985—Accelerated testing of sensitivity of LSI chips to cosmic rays .....	10
• 1986—Field testing of bipolar SRAM chips for soft errors .....	11
• 1985—Mobile cosmic ray monitor .....	11
• 1987—Radioactive contamination of a semiconductor factory .....	12
• 1988—Completion of bipolar SRAM field testing .....	14
<b>Cosmic ray SER studies: 1989–1992</b> .....	14

### Historical perspective of soft errors

This historical review is limited to those events which affected the understanding of radiation-induced soft fails of LSI electronic components at terrestrial altitudes, and follows the outline given in **Table 1**.

#### • 1954–1957—Discovery of soft fails in digital electronics

From 1954 to 1957, there were reports of electronic problems during above-ground nuclear bomb tests when many kinds of electronic anomalies occurred in monitoring equipment. The term “hard fail” described a device which ceased to function after a heavy dose of radiation. Other aberrant or spurious electronic signals were attributed to electronic noise from the bomb’s electromagnetic shock wave, and one estimate was that “mistakes” began at particle doses of about  $10^{11}$  particles/cm<sup>2</sup>.

In 1957, the *International Geophysical Year*, the first extensive studies were made of cosmic rays and their origin. This first year of organized international science was followed in 1963 by the *International Quiet Sun Year*, which established the first comprehensive picture of cosmic ray identities and fluxes. The results from the first satellite experiments showed that about 1600 particles/m<sup>2</sup>-s bombarded satellites with particle energies above 1 GeV. The solar cycle was also a contributor to the total cosmic ray flux, with a flux intensity that changed by  $10^6$  between the active sun and the quiet sun, but these particles were of such low energy that almost none made cascades which would reach sea level. Hence, the solar cycle is only a moderate variation on observed SER [6].

From 1962 to 1970, early satellite electronics were found to be unreliable, and considerable redundancy had to be built into the circuits. A major satellite problem was differential satellite charging in the solar wind, which led to

noise and arcing between satellite modules. One solution was to cover the satellite with a blanket of MYLAR® coated with gold to minimize both differential charging and heating. Further, data transmission to earth was noisy, and electronic soft fails could not be separated from transmission errors. To counter this, most transmissions were broken into small data streams, with parity checks and handshaking, similar to the current methods used for secure telephone data transmission and some FAX transmissions.

#### • 1975—Soft errors in satellites from solar particles

In 1975, Binder et al. of Hughes Aircraft Co. published the first analysis of four “anomalies” which had occurred on satellites, which they did not believe were due to satellite charging problems [7]. These four anomalies were found in an analysis of 17 satellite-years of operation. The authors proposed that these events might be due to heavy ions in the solar wind, striking the electronics and making dense electron-hole tracks in the transistor semiconductors. They suggested that 100-MeV iron atoms in the solar wind might be responsible. Since the satellite fail data they quoted seemed so trivial, with a satellite system error rate of one fail in four years, their paper seemed to establish that this mechanism was not a serious problem. This probably was a valid conclusion for the discrete component electronics of their time. The 100-MeV iron particles which were considered are still a principal source of satellite errors, but since these particles cannot penetrate the atmosphere, they are of no consequence to terrestrial electronics.

#### • 1978—Discovery of soft errors from alpha-particles

In 1978, the first evidence of sea-level soft fails from energetic particle impact was given in a famous paper by May and Woods of Intel [8]. This paper resulted from a serious industrial problem at Intel concerning operational errors in their 2107 series 16Kb DRAMs. It was discovered that the problem was trace radioactivity in the memory packaging materials. The May and Woods paper was submitted to a device reliability conference. Although the paper was presented in June 1978 and was not published until early 1979, the preprint was rapidly circulated throughout the industry, and within two months articles were appearing in trade newspapers.

Since the May and Woods event was so important, their company continued backtracking to identify the cause of the problem. The source of the contamination proved to be quite instructive. Because of the dramatic increase in demand for LSI ceramic packaging in the 1970s, a new factory had been built on the Green River in Colorado. Unfortunately, it was built just downstream from the tailings of an old uranium mine. The water used by the

factory proved to have high levels of radioactive elements, which contaminated the ceramic LSI packages.<sup>4</sup>


IBM had begun to have evidence of its own soft-fail problems, and with the circulation of the paper by May and Woods, the first IBM task force on soft fails was created in mid-1978. It found that alpha-particles were indeed one source of an IBM reliability problem, and this group initiated the first modeling and screening efforts on the effects of radiation on IBM chips.<sup>5</sup>

### IBM historical development: 1978–1988

- **1978—IBM predictions of soft errors from cosmic rays**  
In 1978, Ziegler of IBM realized that if alpha-particles could generate circuit soft fails, there must be some possibility that cosmic rays could do the same thing, even though at sea level there were no heavy ions or alpha-particles in the cosmic ray flux. All of the previous studies of satellite problems, discussed above, had presumed that light ions in the solar wind, such as protons, could not be a source of significant soft fails, since they produced less than 20000 electrons per micron of track length in silicon (while memory cells were storing about 1M electrons for their logic state). However, nuclear reactions between cosmic ray particles and LSI materials might be a possible problem. This interaction might cause a silicon nucleus to fission and fragment, giving off several simultaneous fast heavy particles which could generate a localized charge burst of more than 4M electrons in a micron volume (see schematic in **Figure 3**).

Ziegler joined with W. Lanford, a nuclear physicist at Yale University, and they worked for almost a year on the problem of how each of the components of cosmic rays might interact with integrated circuits. They found that the few scientific papers which discussed cosmic particles and the solar wind of particles at satellite altitudes had little bearing on terrestrial electronics, since these particles could not penetrate the earth's atmosphere. *Only intergalactic particles, with a mean energy of more than 2 GeV and a flux of  $0.2/\text{cm}^2\text{-s}$ , could penetrate to sea level.* But evaluating these particles was a complex task because none of them actually penetrate to sea level—they interact with atmospheric atoms and create cascades of new and different particles. Typically, what hits sea level is the sixth generation of cascade particles, with none of the original particles left (Figure 2). This cascade contains every strange particle known to physicists, including not only the stable particles of protons, neutrons, and electrons (with a typical energy of more than 100 MeV), but transient particles such as pions and muons.

The paper by Ziegler and Lanford, published early in 1979, was the first detailing the mechanisms by which sea-



**Figure 3**


Schematic of LSI charge generation by a cosmic ray. The schematic shows a cross section of a FET circuit device with a cosmic ray penetrating it and having a nuclear reaction with a silicon atom in the substrate. Cosmic rays at sea level have a flux of about  $1/\text{cm}^2\text{-s}$  and are so energetic that they go right through most objects such as simple building ceilings and walls. A fragmenting silicon nucleus would generate a noise burst much greater than 1M electrons/ $\mu\text{m}$  in silicon. A burst of this size would be enough to upset almost any modern electronic logic state.

level cosmic rays could cause upsets in electronics [9]. They analyzed most of the sea-level particles and their interaction with silicon, combining the flux of each particle with its probability of causing bursts of charge in silicon. Their problem was to isolate what, if anything, might be important in the complex interactions between these various particles and the many materials that make up LSI circuits. They predicted that the effect could be detected in current chips such as 64Kb DRAMs (mainly through alpha-particles generated in the silicon reactions) and would be significant in 256Kb RAMs (**Figure 4**). This figure summarized how sea-level cosmic rays might cause soft fails in devices at a rate of 10/Mhr of operation. Ziegler and Lanford followed this paper with a more detailed study and considered the upset charge necessary for the LSI circuit structure of the period. They assumed that the new large computers of that period would have a 64Mb memory and estimated that, in 64 Mb of memory, cosmic radiation could lead to about one soft fail per day [10].

In late 1979, Kolasinski et al. of Aerospace Co. conducted experimental studies of the SER of satellite electronics under bombardment by heavy ions (iron and krypton at 100+ MeV) [11] based on the predictions of

<sup>4</sup> T. C. May, private communication.

<sup>5</sup> D. B. Eardley, IBM internal report, 1978.



**Figure 4**

Illustration from 1979 predicting cosmic ray soft fails. This figure summarizes the frequency with which sea-level cosmic rays might cause soft fails in devices. The authors showed that the sensitivity of devices depends on their critical charge for upset,  $Q_{crit}$ . The relationship of  $Q_{crit}$  to device fail rate was not smooth, but had large steps. Most devices, prior to the 64Kb RAM devices, had such large  $Q_{crit}$  values that fail rates were less than 1/Mhr, and hence negligible. But the new 64Kb RAMs had about six times smaller  $Q_{crit}$  and were 50 times more sensitive, because for the first time the devices were sensitive to alpha-particle tracks. The prediction was made that 256Kb charge-coupled devices (CCD chips) would be sensitive to cosmic rays. Reprinted with permission from J. F. Ziegler and W. A. Lanford, *SCIENCE* 206, 776 (1979). Copyright 1979 American Association for the Advancement of Science.

Binder et al. They tested a wide variety of chips and found cross sections for both soft and hard fails. As in the Binder paper, they presumed that the only significant mechanism was direct energy loss by the ion in the silicon, so they ignored light ions such as H and He.

Also in 1979, the first experimental work based in part on the predictions of Ziegler and Lanford was performed. Guenzer et al. tested a variety of chips and found that nuclear reactions could cause chip fails [12]. They used proton beams, and to confirm that the fails they observed were due to nuclear reactions, they also put the chips in a neutron beam and observed similar fail rates. This paper is also notable in that it rejected the term "soft fail," and introduced "single-event upset" to mean the same thing. This terminology is still used in papers about satellite systems [12]. Also, various other groups concerned with satellite and military reliability reported studies of radiation-induced upsets [13].

The first major paper from IBM on the analysis and modeling of the SER of chips was published by

Kirkpatrick of IBM Research [14]. This paper developed a formalism for modeling the diffusion and collection of charge from ionizing particles in silicon; it was followed by a more complete approach, by Sai-Halasaz and Wordeman, that considered some of the details of radiation interactions with integrated circuits [15].

In 1980, Hitachi announced that some of their bipolar RAMs failed under alpha-particle bombardment. This was the first time that bipolar circuits had been found to fail from radioactive contamination.

In 1981, IBM discovered reliability problems with 16Kb DRAM memory chips. It was found that radioactive  $Kr^{85}$  was being trapped in the 16Kb DRAM packages during a special test of package integrity against moisture. A module testing machine was built and ultimately screened four million of these modules for trace radioactivity, with a fallout of about 2% contaminated modules.


One of the most significant discoveries in the understanding of how charged particles, such as alpha-particles, upset circuits was made by Hsieh, Murley, and O'Brien of IBM. Their surprising result was that the charge developed along a particle's track would so distort local electrical fields that the charge would sometimes be pulled back up the track toward the silicon surface rather than diffusing into the silicon bulk. This greatly increased the SER of circuits. The authors called the effect "funneling," and it has been the subject of many scientific papers which have proven its validity [16].

In 1981, a method was proposed to reduce the sensitivity of DRAM circuits to ionizing particles [17]. Wordeman, Dennard, and Sai-Halasaz suggested that the funneling effect could be clipped by introducing an n-grid below the active circuit elements. This proposal suggested a junction below the circuit, perhaps introduced by high-energy ion implantation, which would clip the fields produced by an ionizing particle, preventing the full charge from being sucked back into the active circuit volume. They suggested a grid, rather than a plane, so that the reference potential of the chip back side could still be felt by the circuit.

In 1982, IBM Burlington reported that an IBM 18Kb bipolar control-store chip failed under alpha-particle bombardment. Within two months the chip was redesigned with an increased resistance to radiation noise.<sup>6</sup>

G. Sai-Halasaz of IBM completed a comprehensive modeling program to predict the sensitivity of circuits to alpha-particles [17]. This program was so successful that it is the basis for many SER modeling programs. This program formed one cornerstone of the cosmic ray SER modeling program by Srinivasan, O'Brien, and Murley of Fishkill, called SEMM, which is widely used within IBM [2].

<sup>6</sup> R. Roche, IBM General Technology Division, internal report, 1982.



**Figure 5**

Summary of data for field test of DRAM chips. The plot shows the theoretical prediction for the cosmic ray flux change with altitude (solid line), the measured cosmic ray flux (dots), and the change in fail rate for a 288Kb DRAM chip. The experiment included a total of 71M bits. This result was the first life test of an IBM chip and conclusively showed the dramatic effect of altitude on the fail rate of a chip. This experiment is discussed later in this issue [5].


In 1983, IBM became aware of many chip reliability problems which were reported to be due to nuclear radiation noise. Since there was a wide variety of equivalent LSI chips available, allowing the same electronic function to be performed using different chips, a fast solution was to switch to more resistant chips as soon as a problem surfaced.<sup>7,8</sup>

T. O'Gorman began the first field test of the cosmic ray SER of chips.<sup>9</sup> He designed a portable tester which contained 248 chips, each with 288 Kb, a total of 71 Mb. His watershed experiment was the first to demonstrate two facts: 1) Natural cosmic rays do cause soft fails, and 2) his IBM chips had been contaminated with Po<sup>210</sup> sometime during manufacturing (see the *Hera* radioactivity problem in 1987). His experiments over the next three years involved SER measurements deep underground, at sea level, and at one and two miles altitude. He measured the background SER of chips (from radioactive contamination on the chip) by making a SER measurement deep underground. Then, since the cosmic ray flux increases in intensity with altitude, any changes in SER rate with altitude would be due to the sensitivity of the chips to cosmic rays. His results showed a distinct altitude-dependent SER, with a SER increase of more than 10× going from sea level to two miles up (Figure 5).

<sup>7</sup> S. H. Voldman and G. C. Fung, IBM Burlington, internal report, 1983.

<sup>8</sup> F. Read, IBM General Technology Division, internal report, 1983.

<sup>9</sup> T. J. O'Gorman, IBM General Technology Division, internal reports, August 1986 and March 1990.



**Figure 6**

Altitude effects on repairs of memory modules (1984). The figure shows the data extracted from repair records for memory modules in 1984. The modules have been divided into three groups depending on their altitude, with the leftmost group showing the average for all U.S. modules, the center section for those which came from sites above 2600 ft, and the rightmost section for those from sites above 5000 ft. The lower hatched section in each bar indicates the number of normal hard fails (some memory bit had permanently failed). The upper hatched section shows the number of modules with no electronic defect (called an NDF, for no defect found). For the United States as a whole (mean altitude 770 ft), this NDF result accounted for less than 10% of the modules, but in the mountain states (mean altitude 3200 ft) it was five times this level, and accounted for about 50% of the modules. For the modules installed in Denver, CO (altitude 5280 ft), the NDF rate was ten times the rate for the country as a whole. Data from W. S. Graff, IBM Data Systems Division, internal report, 1985.


In 1983, the first SER experiment with metastable particles was performed. J. F. Dicello and co-workers (Clarkson University) showed that pions (lifetime about 20 ps) could cause soft fails in LSI components. After this experiment, it could be concluded that all types of particle radiation caused fails at some probability [18].

#### • 1984—Reports of memory reliability problems in Denver

In 1984, the first exhaustive review of IBM operational logs found a definite "altitude" effect.<sup>10,11</sup> These reports showed that one type of cache-memory module installed at locations above 2600 feet had twice as many memory parity-check errors as similar modules at sea level. A study of those memory units returned for repair showed that most from Denver tested to be without defect. See Figure 6.

<sup>10</sup> R. Sussman, IBM internal report, 1984.

<sup>11</sup> J. Pantalone and N. N. Tendolkar, IBM Data Systems Division, internal report, 1984.



**Figure 7**

Fine adjustment of a cache module in a neutron beam. This photograph shows adjustment of the tester to cause a beam of neutrons to hit a bipolar memory module. The cross-mark indicates the desired position. The equipment in the right foreground is the instrumentation to measure the intensity of the neutron beam when it is turned on.

A later intensive review of the Denver operational logs indicated some multiple (simultaneous) memory errors. This had never been observed in sea-level tests, and implied that some special mechanism must be involved which changed several nearby bits at the same instant. It was pointed out that the cosmic ray flux is much harder (more energetic) in Denver than at sea level; hence, the cosmic rays induced larger noise bursts. A detailed effort was made to model the memory chips, and the calculation showed a very low SER, about 1/1000 of that observed in Denver.<sup>12</sup> Clearly, there was a long way to go in modeling cosmic SER.

• *1984—Testing of sensitivity of bipolar memory chips to cosmic ray particles*

Experiments were set up by Yourke, Wortzman, Tolat, and Enger to expose two cache modules, each containing 72 bipolar memory chips, to a dilute neutron beam in California.<sup>13</sup> The first memory module was set up in a quiescent “radiation cave” and left running for a complete week (no radiation was present during this period). It operated flawlessly, with no fails. Then, a dilute beam of neutrons, about 6 in. (15 cm) in diameter (about the size of the 72 chips of the cache module) and with a flux of less than  $10^5/\text{cm}^2\text{-s}$  was introduced into the cave, with the

neutron beam aimed to pass through the cache (Figure 7). Within 20 seconds of the beam incidence, the tester registered a cache parity check, and it recovered within a few seconds to normal operation. At 40 seconds into the test it took another “hit,” and while it was recovering a third hit occurred at 42 seconds into the experiment. The beam of neutrons was further reduced until accurate quantitative measurements could be made of the cross section for neutron-induced soft fails. Both memory modules, designed several years apart, showed the same sensitivity to radiation.

• *1985—Accelerated testing of sensitivity of LSI chips to cosmic rays*

Beginning around 1975, satellite electronics had been tested using particle beams from accelerators. These tests used primarily heavy ion beams, since the particles most disruptive to electronics in orbit were typically 100-MeV iron nuclei. These particles do not occur in terrestrial cosmic ray cascades, and hence are not a problem for terrestrial electronics. However, the experimental protocol had been well established for testing chips in accelerator beams to determine their sensitivity to radiation. Chips were isolated on thin sockets and set into a beam of particles. A remote tester filled the chips with logic patterns, and then constantly interrogated for possible fails during the tests. The IBM accelerated testing program is described in Reference [4].

These experiments had to be carefully modeled, since there is no practical way to generate a flux of particles with the same mixture of particles and energies which are found in the cosmic ray cascades at terrestrial altitudes. No beams of pions or muons existed which might be used for routine chip testing, and neutron beams were difficult to calibrate for accurate quantitative measurements. Further, since the mean cosmic ray particle energy which would create an upset was estimated to be about 1 GeV, investigators were limited to just a few available accelerators in the United States. Experiments were first set up and run at Harvard University (20–150 MeV) and at Los Alamos (250–800 MeV) by J. Ziegler, H. Muhlfield, C. Montrose, and H. Curtis. Initial tests used both neutron and proton beams, and then theoretical considerations allowed the investigators to concentrate exclusively on measurements with proton beams, with scaling considerations allowing the results to be used for neutron and pion particles.

All IBM chips were tested for variations in sensitivity based on logical state (whether the cell held a zero or a one), on circuit voltage, on chip temperature, on angle of the beam to the circuit plane, on refresh cycle time (for DRAMs), and on manufacturing variables (a survey of many chips of the same chip type).

<sup>12</sup> H. Yourke, IBM Data Systems Division, and S. H. Voldman, IBM General Technology Division, internal report, 1985.

<sup>13</sup> H. Yourke, D. Wortzman, V. Tolat, and T. Enger, IBM internal report, 1984.




In 1986, the IBM report “*Accelerated Testing of IBM Circuits for Cosmic Ray Soft Error Rates*” was completed. This reviewed the experimental procedures for predicting the fail rates of IBM chips at terrestrial altitudes, and predicted these SER rates for 25 chips fabricated from 1973 to 1986. This report became the benchmark of the IBM experimental SER program, and is reviewed later in this journal [4].

- **1986—Field testing of bipolar SRAM chips for soft errors**  
To obtain SER “engineering data,” it was necessary to conduct both *accelerated testing* (discussed above) and *field testing* of chips. Accelerated testing of chips for cosmic SER was an untested procedure which could only be validated by finding the true SER of chips from naturally occurring cosmic rays. The field testers would test hundreds of chips at sea level, then at various altitudes. This would establish their absolute cross section for failure, and would also establish the variation which would be expected at different terrestrial altitudes. Ziegler calculated the expected altitude variation on the basis of the assumption that only protons, neutrons, and pions would be capable of causing upsets. His results are shown in **Figure 8**.

An extensive search to locate a high-altitude site for testing was severely constrained by the need for more than 50 kW of power to run the SRAM testers. Finally, a site was found in Leadville, CO (altitude 10152 ft), which is the highest-altitude incorporated city in the United States. During 1985, a controlled-ambient laboratory was built in an abandoned laundromat by L. LaFave.

- **1985—Mobile cosmic ray monitor**


From 1984 to 1987, IBM attempted to evaluate quantitatively the effect of cosmic rays on terrestrial electronics. It was decided to evaluate the altitude dependence of LSI sensitivity to cosmic rays on the basis of the predictions of Figure 8. As memory chip testers were being built, IBM scientists began to search for a way to simultaneously monitor cosmic ray intensity and test LSI chips at various sites. A contract was made with the University of New Hampshire to build a neutron spectrometer in order to evaluate the cosmic ray flux and the energy spectrum of incident neutrons. But as the design progressed, it became apparent that only a small portion of the neutron flux could be analyzed. Historical research on previous attempts to measure terrestrial cosmic ray fluxes showed that one experiment dominated this field. During the United Nations’ *International Quiet Sun Years* of 1965–1968, the Canadian Atomic Energy Authority built a mobile cosmic ray laboratory to obtain the altitude and latitude dependence of cosmic rays. This mobile laboratory was operated at many locations in North America and produced comprehensive measurements



**Figure 8**

Predicted soft errors as a function of altitude and shielding. This plot shows how the soft-error rate of an LSI chip changes with altitude. Shown are the altitudes of New York City (<100 ft), Tucson (2390 ft), Denver (5280 ft), and Leadville, CO (10152 ft). Also shown is the estimated reduction of sea-level fails if concrete shielding is introduced. The point marked “Kansas City underground” assumes about 5000 g/cm<sup>2</sup> of limestone, which should totally block out all cosmic rays so that there should be zero fails. This calculation assumes that the only important particles for SER effects are protons, neutrons, and pions. At sea level, the flux is >96% neutrons, and these determine the soft-error rate. Above sea level, the percentage of protons and pions increases rapidly until at 10000 ft altitude, they account for about 35% of the fails. From J. F. Ziegler, “Terrestrial Cosmic Rays,” IBM internal document, 1984; included in Reference [3].

which ended at Mount Haleakela in Hawaii (see Reference [3] for details). Upon investigation, it was found that all of the authors of these twenty-year-old papers were retired or dead, and the whereabouts of the 17-ton, million-dollar mobile cosmic ray laboratory was unknown. When an inquiry was made to IBM Hawaii, one field engineer, D. Fujimoto, became interested in the idea, and spent several months looking for the trailer. He found it abandoned on a mountainside in Maui, in good shape except for numerous bullet-like holes whose alignment indicated that the projectiles had been fired from the volcano at Wailuku. The basic equipment was found to be operable, and papers were filed with the titular owner, the U.S. National Oceanographic and Atmospheric Administration, for a



**Figure 9**

Shown is the cosmic ray neutron flux measured at Leadville, CO, during early 1987. The upper cosmic ray data indicate a flux which averages about 1 200 000 neutrons/m<sup>2</sup>-hr. Also shown on the right margin are the average fluxes measured previously in Denver (about 400 000 n/m<sup>2</sup>-hr) and in Yorktown Heights, NY (about 80 000 n/m<sup>2</sup>-hr). Also shown are the initial results of testing SRAM chips in a large tester, with a fail rate of several per week. After 3/25/87, a second tester was put on line, and the number of fails doubled to almost one per day. The scaling of cosmic ray intensity for the three sites was in complete accord with the predictions shown in Figure 8. From J. Ziegler, H. Curtis, H. Muhlfield, and C. Montrose, IBM internal document, 1987.

long-term joint experiment. The trailer was moved to New York, reconditioned, and then moved to Leadville, CO, the initial location for the IBM cosmic ray experiments. The equipment became a crucial part of the experiment, for its data experimentally verified the predictions shown in Figure 8. An example of its data is shown in **Figure 9**, along with preliminary data from the field testing of SRAMs used in memory caches.

• *1987—Radioactive contamination of a semiconductor factory*

No IBM SER historical review would be complete without mentioning the "Hera problem." During the year 1986, there was an anomalous increase in LSI memory problems. Electronics in early 1987 appeared to have problem rates approaching 20 times higher than predicted. *In contrast, identical LSI memories being manufactured in Europe showed no anomalous problems.* Because of knowledge of the radioactivity problem with the Intel® 2107 RAMs [9], it was thought that the LSI package probably was at fault, since the IBM chips were mounted on similar ceramic materials. LSI ceramic packages made by IBM in Europe and in the U.S. were exchanged, but the

European computer modules (with European chips and U.S. packaging) showed no fails, while the U.S. chips with European packages still failed at a high rate. This indicated that the problem was undoubtedly in the U.S.-manufactured LSI chips. In April 1987, significant design changes had been made to the memory chip with the most problems, a 4Kb bipolar RAM. The newer chip had been given the nickname *Hera*, and so at an early stage the incident became known as the "Hera problem."<sup>14</sup>


By June 1987, the problem was very serious.<sup>15</sup> A group was organized to investigate the problem. The first breakthrough in understanding occurred with the analysis of "carcasses" from the memory chips (the term *carcasses* refers to the chips on an LSI wafer which do not work correctly, and are not used but saved in case some problem occurs at a future time). Some of these carcasses were shown to have significant radioactivity<sup>16</sup> (**Figure 10**).

Six weeks was spent in the manufacturing process lines, looking for radioactivity, and traces were found inside various processing units. However, it could not be determined whether these traces came from the raw materials used, or whether they were transferred from the chips themselves, which might have been contaminated earlier in their processing. Further, it was discovered that radioactive filaments (containing radioactive thorium) were commonly used in some evaporators. A detailed analysis by T. Zabel of some of the "hot" chips revealed that the radioactive contamination came from a single source: Po<sup>210</sup>. This isotope is found in the uranium decay chain, which contains about twelve different radioactive species. The surprising fact was that Po<sup>210</sup> was the only contaminant on the LSI chips, and all the other expected decay-chain elements were missing. Hundreds of chips were analyzed for radioactivity, and Po<sup>210</sup> contamination was found going back more than a year. Then it was found that whatever caused the radioactivity problem *disappeared* on all wafers started after May 22, 1987. After this precise date, all new wafers were free of contamination (**Figure 10**), except for small amounts which probably were contaminated by other older chips being processed by the same equipment. Since it takes about four months for chips to be manufactured, the pipeline was still full of "hot" chips in July and August 1987. Further sweeps of the manufacturing lines showed trace radioactivity, but the plant was essentially clean. The contamination had appeared in 1985, increased by more than 1000 times until May 22, 1987, and then totally disappeared!

<sup>14</sup> R. Elam, D. Grose, and R. Lange, IBM General Technology Division, internal report, 1987.

<sup>15</sup> B. Messina and J. Gerardi, IBM Data Systems Division, internal report, 1987.

<sup>16</sup> R. L. Patrick, IBM internal report, 1987.




**Figure 10**

Memory SER and LSI chip radioactivity. This figure shows a specific memory module SER from 1985 to 1987. By the end of 1986 the fail rate was about a factor of five larger than the previous baseline. By early 1987 the problem was a source of serious concern, but the cause was unknown. By May 1987, it was clearly established that the fail rate was isolated to newly manufactured memories. By measuring chips manufactured weekly over the previous two years, a historical record of the radioactive contamination was created. Chip radioactivity was determined to be negligible before 1986, and then increasing by up to 1000 times by May 1987. Once the contamination source was identified and eliminated, no further contamination was found in the semiconductor factory. All chips started after May 22, 1987, were found to be clear of any contamination.

Several months passed, with widespread testing of manufacturing materials and tools, but no radioactive contamination was discovered. All memory chips in the manufacturing lines were spot-screened for radioactivity, but they were clean. The radioactivity reappeared in the manufacturing plant in early December 1987, mildly contaminating several hundred wafers, then disappeared again. A search of all the materials used in the fabrication of these chips found no source of the radioactivity. With further screening, and a lot of luck, a new and unused bottle of nitric acid was identified by J. Hannah as radioactive.<sup>17</sup> One surprising aspect of this discovery was that, of twelve bottles in the single lot of acid, only one

<sup>17</sup> J. Hannah, IBM internal report, 1987.



**Figure 11**

Shown is a summary of the results for the testing of various memory chips at different altitudes. The solid line is the prediction of Ziegler in 1984. The small circles are test results for a 4Kb SRAM bipolar LSI memory chip, and the triangles are for DRAM chips. The ordinate shows the altitude of the city for the altitude experiments, or the shielding for the attenuation experiments. The abscissa shows the change in fail rate, with unity being sea level. The SRAM and DRAM results scaled identically with altitude, with the Leadville fail rate being 13 times the sea-level rate. When the chips were tested under concrete shielding, the attenuation of fail rate scaled exponentially with concrete thickness. The final tests, underground below Kansas City, continued for ten months, and showed zero fails during this period (figure drawn five months into the underground experiment). From J. F. Ziegler, H. P. Muhlfeld, C. J. Montrose, H. W. Curtis, and T. J. O'Gorman, IBM internal reports, 1989.

was contaminated. Since all screening of materials assumed lot-sized homogeneity, this discovery of a single bad sample in a large lot probably explained why previous scans of the manufacturing line had been negative. The unopened bottle of radioactive nitric acid led investigators back to a supplier's factory, and it was found that the radioactivity was being injected by a bottle-cleaning machine for semiconductor-grade acid bottles.<sup>18</sup> This bottle cleaner used radioactive  $\text{Po}^{210}$  material to ionize an air jet which was used to dislodge electrostatic dust inside the bottles after washing. The jets were leaking radioactivity

<sup>18</sup> J. F. Ziegler, T. H. Zabel, and J. Hannah, IBM internal report, 1988.

**Table 2** Accuracy of predicted SER from accelerated testing.

Chip type <sup>1</sup>	Chip size <sup>2</sup>	Accelerated SER <sup>3</sup>	Field test SER <sup>3</sup>	Type of field test <sup>4</sup>	Typical application
SRAM	4096	1590	1118	Stat. anal.	Cache memory
SRAM	4096	1720	1770	Field test	Fast memory
SRAM	4096	1720	1300	Stat. anal.	Fast memory
SRAM	9216	1670	618	Stat. anal.	Cache memory
SRAM	9216	1670	1340	Field test	Cache memory
DRAM	288k	130000	126000	Field test	Main memory
DRAM	1M	2700	3000	Field test	Main memory
SRAM	2304	1600	998	Stat. anal.	I/O channels
CMOS	144k	250	210	Field test	Cache memory

<sup>1</sup>Chips labeled SRAM were bipolars, while those labeled DRAM were FETs.

<sup>2</sup>Chip size is given in bits.

<sup>3</sup>SER results are all normalized to sea level. The SER is NOT given on a per-bit basis, but on a per-chip basis to allow for easy comparison of chips from different generations.

<sup>4</sup>"Stat. anal." = statistical analysis of chip problems. This number shows results for chips in actual use, but the SER must be inferred from logs which were recorded for a different purpose.

"Field test" = controlled experiments in which hundreds of chips were tested in noise-free environments for extended periods of time (usually several months). Results were corrected to sea level. This result gives the most accurate measurement of the SER sensitivity of a chip, but assumes a quiescent operational environment.

because of a change in the epoxy used to seal the Po<sup>210</sup> inside the air jet capsule. Since these jets gave off infrequent and random bursts of radioactivity, only a few bottles out of thousands were contaminated.<sup>19</sup>

Once the contamination was identified and the source pinpointed to the acid etch bottles, contaminated etch bottles were replaced with clean bottles and the problem completely disappeared. All Hera chips from "hot" lots were recalled from the field and were replaced with clean Hera chips.

#### • 1988—Completion of bipolar SRAM field testing

In 1988, the four-year testing of memory parts was completed. Tests had been run at E. Fishkill, NY (sea level), at Leadville, CO (10155 ft), at Boulder, CO (5255 ft) and deep underground at Kansas City, MO (under 5000 g/cm<sup>2</sup> of rock). Further, during the Leadville testing, concrete shields had been constructed over the testers to determine the effect of shielding on the cosmic ray flux.

The result of the lengthy effort is shown in **Figure 11**.

#### Cosmic ray SER studies: 1989–1992


By 1989, thorough indications of the effects of cosmic rays on IBM electronics had been obtained from statistical studies and specific testing. Nine reports, from various IBM divisions, determined the actual SER of various chips from natural cosmic rays. The cosmic ray component was isolated by looking for fail rates as a function of the altitude of the memory modules, since this was presumed to be the unique signature of cosmic ray fails (Denver has four times the cosmic ray intensity of New York City). These internal reports showed agreement with the previous predictions made by accelerated testing in 1986, and validated the procedures used to predict the cosmic SER

of IBM chips. The reports are reviewed in **Table 2**. In all but one case, the results are within 2× of the predicted values.

By 1989, IBM began full testing for cosmic SER on all chips. The success of this attention to chip SER is shown in two figures which compare chip sensitivities for circuits manufactured over a ten-year period. **Figure 12** shows DRAM sensitivity to cosmic rays for chips entering manufacturing from 1983 to the present. These memory chips increase in complexity and size with time, going from a 288Kb in 1982 to the 4Mb in 1988. Of note is the accuracy of the modeling of these chips, which is within a factor of 3× of the later measured sensitivity.

Shown in **Figure 13** is a summary of the cosmic ray soft-fail data for bipolar chips manufactured over a twenty-year period. The data show a steady increase in sensitivity until 1985, when the first substantial data were collected showing that there was a problem with cosmic ray upsets. After 1985, the chips show a broad range of sensitivity, with the "hardest" chips decreasing in sensitivity by about 20× from the 1984 chips. The broad range came from engineering trade-offs among cosmic SER sensitivity, chip speed, and function. For some applications, chips which were required to be very fast (which usually meant that they were sensitive to cosmic ray radiation) could be backed up by circuits which could detect and correct errors. Hence, these chips were designed to be as fast as possible and were allowed to be sensitive to cosmic rays, since any errors would be corrected. Other chips, without as much error protection, might have to be redesigned to decrease their sensitivity to radiation.

From 1990 to 1993, a joint study between A. Taber (IBM) and E. Normand (Boeing Co.) resulted in the extension of the sea-level work into upsets in avionics [19, 20]. This important work established that the increase



**Figure 12**


Cosmic SER of DRAM chips (1983–1992). Shown are each chip's initial SER modeling results and the final measured cosmic SER for DRAM chips (FET technology) over the decade from 1983 to 1992. The ordinate showing the SER sensitivity scale covers six decades (arbitrary units). The abscissa indicates approximately when these chips entered manufacturing. The improvement of over  $100\times$  per chip was achieved even though the chips increased in bit size by  $20\times$ , making a total improvement of  $2000\times$  per bit in reliability. (Note: The "measured data" were obtained by accelerated testing [4], and later confirmed the 288Kb and the 1Mb chips by field testing.) From T. J. O'Gorman and W. A. Klaasen, IBM internal reports, 1991, 1992.

in soft-fail rate for electronic devices scaled with the cosmic ray flux up to altitudes of 20 km (65000 ft). It also demonstrated that airborne device and system SER increases with the increasing cosmic ray flux at higher latitudes (up to  $70^\circ\text{N}$ ).

Also, a microbeam was developed to study in detail how individual devices of an LSI circuit responded to high-energy particles. Led by D. Heidel and L. Geppert, this group built an LSI tester connected to a particle accelerator. They used precisely positioned apertures to create a micron-sized beam so that individual devices would be exposed with no disturbance to nearby circuit components. This way, the complex dynamic response of integrated circuits to energetic charged particles could be measured with precision [21].

## Conclusion

This review paper has described the experimental work at IBM over the last fifteen years in evaluating the effect of cosmic rays on terrestrial electronic components. This work originated in 1978, went through several years of research to verify its magnitude, and became a significant



**Figure 13**

Cosmic SER per chip of bipolar chips (1973–1990). Experimental SER values (solid dots) for bipolar memory chips manufactured over two decades were determined by accelerated testing [4]. The numbers in the data boxes indicate the number of bits in the circuit. The one box labeled Logic was for an imbedded array in a logic circuit. There was a steady increase of chip SER sensitivity from 1972 to 1985 as chips became smaller and faster. By the late 1980s, results from soft-fail studies were being considered by chip designers. Not all chips improved after this, since design engineers had to trade off sensitivity with required speed. However, architecture changes to detect and correct errors could allow fast but sensitive chips to be used without affecting system reliability. Theoretical predictions (open circles) for the 1990 chips were made using the IBM cosmic ray modeling program, SEMM [2]. This modeling program for cosmic SER proved accurate for FET and CMOS circuits, and useful for bipolar circuits. From J. F. Ziegler, H. P. Muhlfeld, C. J. Montrose, H. W. Curtis, and T. J. O'Gorman, IBM internal reports, 1985, 1987, 1988, 1989, 1990, 1992.

factor in IBM's efforts toward improved product reliability. Other papers in this issue of the *IBM Journal of Research and Development* expand on most of the major elements of this effort.

MYLAR is a registered trademark of E. I. du Pont de Nemours & Company.

Intel is a registered trademark of Intel Corporation.

## References

1. M. Faraday, *Experimental Researches in Electricity*, 1839–1855, three-volume Everyman Edition, Quaritch., London, 1951.
2. P. C. Murley and G. R. Srinivasan, "Soft-Error Monte Carlo Modeling Program, SEMM," *IBM J. Res. Develop.* **40**, 109–118 and references cited therein (1996, this issue); G. R. Srinivasan, P. C. Murley, and H. K. Tang, *IEEE Trans. Nucl. Sci.* **41**, 2063–2070 (1994); G. R. Srinivasan,

- "Modeling the Cosmic-Ray-Induced Soft-Error Rate in Integrated Circuits: An Overview," *IBM J. Res. Develop.* **40**, 77-89 (1996, this issue).
3. J. F. Ziegler, "Terrestrial Cosmic Rays," *IBM J. Res. Develop.* **40**, 19-39 (1996, this issue).
  4. J. F. Ziegler, H. P. Muhlfeld, C. J. Montrose, H. W. Curtis, T. J. O'Gorman, and J. M. Ross, "Accelerated Testing for Cosmic Soft-Error Rate," *IBM J. Res. Develop.* **40**, 51-72 (1996, this issue).
  5. T. J. O'Gorman, J. M. Ross, A. H. Taber, J. F. Ziegler, H. P. Muhlfeld, C. J. Montrose, H. W. Curtis, and J. L. Walsh, "Field Testing for Cosmic Ray Soft Errors in Semiconductor Memories," *IBM J. Res. Develop.* **40**, 41-50 (1996, this issue).
  6. *Annals of the IQSY*, the summary of the International Research on the Quiet Sun Years, Vols. 1-7, MIT Press, Cambridge, MA, 1968-1970.
  7. D. Binder, E. C. Smith, and A. B. Holman, *IEEE Trans. Nucl. Sci.* **NS-22**, 2675 (1975).
  8. T. C. May and M. H. Woods, *IEEE Trans. Electron Devices* **ED-26**, 2 (1979).
  9. J. F. Ziegler and W. A. Lanford, *SCIENCE* **206**, 776 (1979).
  10. J. F. Ziegler and W. A. Lanford, *J. Appl. Phys.* **52**, 4305 (1981); see also J. F. Ziegler, *IEEE Trans. Electron Devices* **ED-28**, 560 (1981).
  11. W. A. Kolasinski et al., *IEEE Trans. Nucl. Sci.* **NS-26**, 5087 (1979).
  12. C. S. Guenzer, E. A. Wolicki, and R. G. Allas, *IEEE Trans. Nucl. Sci.* **NS-26**, 5048 (1979). A more complete study is their follow-up article: C. S. Guenzer, R. G. Allas, A. B. Campbell, J. W. Kidd, E. L. Petersen, N. Seeman, and E. A. Wolicki, *IEEE Trans. Nucl. Sci.* **NS-26**, 5048 (1979). See also R. C. Wyatt, P. J. McNulty, P. Toumbas, P. L. Rothwell, and R. C. Fitz, *IEEE Trans. Nucl. Sci.* **NS-26**, 4905 (1979).
  13. P. J. McNulty, G. E. Farrell, R. C. Wyatt, P. L. Rothwell, R. C. Filz, and J. N. Bradford, *IEEE Trans. Nucl. Sci.* **NS-27**, 1516 (1980); E. L. Petersen, *IEEE Trans. Nucl. Sci.* **NS-27**, 1494 (1980); J. N. Bradford, *IEEE Trans. Nucl. Sci.* **NS-27**, 1480 (1980). A recent review of these early studies can be found in *Microelectronics for the Natural Radiation Environments of Space*, P. J. McNulty, Ed., IEEE Press, New York, 1992.
  14. S. Kirkpatrick, *IEEE Trans. Electron Devices* **ED-26**, 1742 (1979).
  15. G. A. Sai-Halasz and M. R. Wordeman, *IEEE Electron Device Lett.* **EDL-1**, 211 (1980).
  16. C. M. Hsieh, P. C. Murley, and R. R. O'Brien, *IEEE Electron Device Lett.* **EDL-2**, 103 (1981). See also C. H. Hsieh, P. C. Murley, and R. R. O'Brien, *Proceedings of the 19th Annual IEEE International Reliability Physics Symposium*, 1981, p. 38; and C. H. Hsieh, P. C. Murley, and R. R. O'Brien, *IEEE Trans. Electron Devices* **ED-30**, 686 (1983).
  17. M. R. Wordeman, R. H. Dennard, and G. A. Sai-Halasz, *IEDM Tech. Digest* **40** (December 1981). See also G. A. Sai-Halasz, M. R. Wordeman, and R. H. Dennard, *IEEE Trans. Electron Devices* **ED-29**, 725 (1982), and G. A. Sai-Halasz and D. D. Tang, *IEDM Tech. Digest* **83**, 344 (1983).
  18. J. F. Dicello, *IEEE Trans. Nucl. Sci.* **NS-30**, 4613 (1983).
  19. A. Taber and E. Normand, *IEEE Trans. Nucl. Sci.* **40**, 120 (1993).
  20. A. Taber and E. Normand, *1993 U.S. Government Microcircuit Applications Conference Digest of Papers XIX*, 223-226 (November 1993); available from the U.S. Defense Technical Information Center, Cameron Station, VA.
  21. L. M. Geppert, U. Bapst, D. F. Heidel, and K. A. Jenkins, *IEEE J. Solid-State Circuits* **26**, 132 (1991); D. F. Heidel, U. H. Bapst, K. A. Jenkins, L. M. Geppert, and T. H. Zabel, *IEEE Trans. Nucl. Sci.* **40**, 127 (1993).

Received April 29, 1994; accepted for publication March 6, 1995

**James F. Ziegler** *IBM Research Division, Thomas J. Watson Research Center, P.O. Box 218, Yorktown Heights, New York 10598 (ZIEGLER at YKTMV, ziegler@watson.ibm.com).* After receiving B.S., M.S., and Ph.D. degrees from Yale, Dr. Ziegler joined IBM in 1967 at the Thomas J. Watson Research Center, where he now manages the Material Analysis and Radiation Effects group. Most of his research concerns the interaction of radiation with matter. Dr. Ziegler is the author of more than 130 publications and 14 books; he holds 11 U.S. patents. He received IBM Corporate Awards in 1981 and 1990. Dr. Ziegler is a Fellow of the American Physical Society and of the IEEE. He has been awarded the von Humboldt Senior Scientist Prize by the German government.

**Huntington W. Curtis** *IBM Research Division, Thomas J. Watson Research Center, P.O. Box 218, Yorktown Heights, New York 10598 (CURTIS at YKTMV, curtis@watson.ibm.com).* Dr. Curtis received a B.S. in chemistry and physics from the College of William and Mary in 1942, an M.S. in physics and electrical engineering from the University of New Hampshire in 1948, and a Ph.D. in electrical engineering from the State University of Iowa in 1950. Prior to joining IBM, he was a professor of electrical engineering at Dartmouth College. Dr. Curtis joined IBM in 1959, becoming a senior engineer in 1960. After serving as Manager of Technical Requirements at FSD headquarters, he was promoted to technical advisor to the IBM Vice President for Research and Engineering, followed by assignments on the IBM Corporate engineering staff as director of government technical liaison and as director of scientific and technical information. He held subsequent positions as engineering consultant for IBM Biomedical Systems and engineering consultant for Manufacturing Research. Dr. Curtis retired from IBM in 1993 and is now an Emeritus Scientist at the IBM Thomas J. Watson Research Laboratory. He is a member of Phi Beta Kappa, Tau Beta Pi, and Sigma Xi, a senior member of the Institute of Electrical and Electronics Engineers, and a trustee of the Mount Washington Observatory.

**Hans P. Muhlfeld** *IBM Microelectronics Division, East Fishkill facility, Route 52, Hopewell Junction, New York 12533 (MUHLFELD at FSHVMFK1).* Mr. Muhlfeld is an advisory engineer in Reliability Services at the IBM East Fishkill facility. He joined the Military Products Division of IBM in 1957 at Kingston, New York. After two years at a SAGE installation at McCord AFB, Tacoma, Washington, he joined the memory development area of SMD in Poughkeepsie, New York, where he was involved in memory testing and memory tester design. In 1986 he joined Reliability Services in East Fishkill, designing test equipment and testing for soft fails in memory chips.

**Charles J. Montrose** *IBM Microelectronics Division, East Fishkill facility, Route 52, Hopewell Junction, New York 12533 (MONTROSE at FSHVMFK1).* Mr. Montrose is an advisory engineer in the Reliability Services Department at the East Fishkill facility. His responsibilities include test system design, system control software, and data acquisition. He joined IBM in 1982, after receiving a B.S. degree in electrical engineering from the New Jersey Institute of Technology. Mr. Montrose was initially involved in the design of a custom high-speed driver/receiver chip for a high-performance test system.

**Michael Nicewicz** *IBM Microelectronics Division, Burlington facility, Essex Junction, Vermont 05452 (NICEWICM at BTVLABVM, mnicewicz@vnet.ibm.com).* Mr. Nicewicz received a B.S.E.E. degree from the Polytechnic Institute of New York in 1984 and an M.S.E.E. from Syracuse University in 1990. He joined the IBM General Technology Division in East Fishkill, New York, in 1984 to work on high-end memory chip design. Mr. Nicewicz holds two patents; for the last several years he has worked at the Burlington facility on future PowerPC™ microprocessor designs.

**Wen Y. Wang** *IBM Systems Technology and Architecture Division, 11400 Burnet Road, Austin, Texas 78758 (WWANG at AUSVM6).* Dr. Wang received his B.S. degree in electrical engineering from the National Taiwan University, his M.S. degree in physics from the University of Cincinnati, and the Ph.D. degree in electrical engineering from the University of Michigan. He joined the IBM System Communications Division at Kingston, New York in 1975. During the succeeding 19 years he worked on a variety of assignments in bipolar and CMOS logic and array circuit development at different facilities in IBM. In 1994 he transferred to Austin to work on array circuit design for portable PowerPC development. Dr. Wang holds several patents on computer logic and array circuits.

**Leo B. Freeman** *IBM Microelectronics Division, East Fishkill facility, Route 52, Hopewell Junction, New York 12533.* Dr. Freeman, currently retired, was a senior engineer in the Cache Design Department at the East Fishkill facility. He joined the IBM Components Division at East Fishkill in 1969, and worked on array and logic chip design for mainframe computers. Dr. Freeman received a B.S. in electrical engineering and a B.S. in engineering physics from Lehigh University in 1963 and 1964, respectively. In 1965, he received an M.S. in electronics from Stanford University. He received his Ph.D. in electrical engineering from Lehigh University in 1969. Dr. Freeman retired from IBM in 1993.

**James L. Walsh** *IBM Microelectronics Division, East Fishkill facility, Route 52, Hopewell Junction, New York 12533.* Mr. Walsh, who joined IBM in 1952, has had various assignments in advanced technology and product areas. He managed the cosmic ray soft-error program at the East Fishkill site and was involved with experimental testing and modeling of chips, as well as coordinating efforts on soft errors between IBM divisions. He received a B.S. in electrical engineering from the University of Rhode Island in 1949, and an M.A. in physics from Hofstra University in 1952. Mr. Walsh is an IBM Fellow; in 1990 he retired from IBM.

**José M. Orro** *Personal Computer Company, P.O. Box 12195, Research Triangle Park, North Carolina 27709 (ORROJ at RALVM8, J.ORRO@vnet.ibm.com).* Mr. Orro is a worldwide product engineer for nonvolatile memory and PLD at the IBM Personal Computer Company. He received a B.S. degree in electrical engineering from the City College of New York, and joined IBM in 1982 at the Poughkeepsie facility as a reliability engineer on vendor memories. In 1989, he joined the reliability department of the Corporate Component Procurement group, where he investigated soft errors on vendor memory products. Mr. Orro has received several informal awards for his work on hardware development for memory reliability stress and soft-error testing.

**John M. Ross** *IBM Microelectronics Division, East Fishkill facility, Route 52, Hopewell Junction, New York 12533 (JMROSS at FSHVMFK1, jmross@vnet.ibm.com).* Mr. Ross is an electrical engineer in the Storage Subsystems and Interface Products Department of the IBM Microelectronics Division. He received a B.S. degree in electrical engineering from Virginia Polytechnic Institute and State University in 1989, and an M.S. degree in electrical engineering from Columbia University in 1993. Mr. Ross joined IBM in 1989 at the East Fishkill facility, where he became involved in the study of soft errors in computer memories. He is currently working on the design of high-performance multibyte interface circuits.

**Timothy J. O'Gorman** *IBM Microelectronics Division, Burlington facility, Essex Junction, Vermont 05452 (OGORMAN at BTVLABVM, ogorman@vnt.ibm.com).* Mr. O'Gorman received the B.S. degree in physics from Manhattan College, Bronx, New York, in 1976, and the M.S. degree in physics from Pennsylvania State University, State College, Pennsylvania, in 1978. He joined the IBM General Technology Division in Burlington, Vermont, in 1981. Since then he has worked in semiconductor reliability engineering. Mr. O'Gorman's main interests have been in radiation-induced soft errors in memory chips. He is currently working on reliability modeling of CMOS circuits.

**Timothy D. Sullivan** *IBM Microelectronics Division, Burlington facility, Essex Junction, Vermont 05452 (TSULLIV at BTVLABVM, tsulliv@btvlabvm.vnet.ibm.com).* Dr. Sullivan is an advisory scientist in Technology Reliability Engineering at the IBM Burlington facility. Since he joined IBM in 1984, his responsibilities have included qualification of new technologies, and measurement and modeling of chip failure mechanisms, including radiation-induced soft errors, stress-induced interconnect voiding, and electromigration. Dr. Sullivan received a B.A. degree in physics in 1971 from Northeastern University, and M.S. and Ph.D. degrees in materials science in 1982 and 1985, respectively, from Cornell University. He is a member of the Materials Research Society.

**Thomas A. Enger** *IBM System/390 Division, 522 South Road, Poughkeepsie, New York 12601 (ENGERT at PKEDVM9, engert@vnet.ibm.com).* Mr. Enger is an advisory engineer in the Integrated Systems Product Engineering Department at the IBM Poughkeepsie Development Laboratory. He joined IBM in 1968 after receiving a B.S. degree in engineering from George

Washington University. Mr. Enger joined Product Engineering in 1981. Since 1985 he has specialized in installation planning and the effects of computer room environments on system reliability. He has received an IBM Data Systems Division Award for his work on the introduction of the IBM 3090 system.

**Allen H. Taber** *Loral Federal Systems Company, Route 17C, Owego, New York 13827 (ATABER at OWGVM3, ataber@owgvm3.vnet.ibm.com).* Since 1992, Mr. Taber has managed the Electromagnetic Effects group at Loral Federal Systems in Owego, New York. Prior to the sale of IBM Federal Systems to Loral, he was an advisory engineer/scientist in this same group. He was responsible for nuclear survivability and single-event upset research and evaluation on many types of semiconductor devices and systems, including the E3/AWACS, Space Shuttle, and Space Station programs. From 1984 to 1986, Mr. Taber was a member of the IBM Owego Memory System Development group, where he designed a set of nonvolatile data storage cards for the North Warning System. Until 1984, he was a member of Monolithic Memory Devices at IBM in Manassas, Virginia. In that group, he obtained experience in radiation effects and device physics by performing transient upset, total dose, single-particle upset, SCR latchup, data retention, and performance testing on monolithic memory devices. Mr. Taber received his B.S. in physics in 1977 from the College of William and Mary.

**Vikram R. Tolat** *IBM Corporation, Route 100, Somers, New York 10589 (TOLAT at RHQVM10, tolat@vnet.ibm.com).* Mr. Tolat received a B.S. degree in electrical engineering and joined IBM Manufacturing Research in 1962 at Kingston. He pursued the Graduate Work Study program, receiving an M.S. degree in management engineering from RPI in 1967 and an M.S. in semiconductor physics from Syracuse University in 1974. He completed the required course work for a Ph.D. from Syracuse University in electrical engineering in 1976. During his 33-year career with IBM, Mr. Tolat has held engineering and management positions in Product Assurance and Semiconductor Device Development, on the Systems Division staff, and at Corporate Headquarters. He is a Program Director, responsible for companywide Technical Recognition Programs since 1989.

H. W. Curtis, B. Chin, C. A. Russell, L. B. Freeman, P. Hosier, L. E. LaFave, J. L. Walsh, G. J. Unger, B. Messina, A. J. Sykes, H. Yourke, R. J. Sussman, W. A. Klein, and C. W. Wauhaus have retired from the IBM Corporation.

PowerPC is a trademark of International Business Machines Corporation.