









IAF0030 – Arvutitehnika erikursus I – Loeng 8
Specification
^{IIIII} √ Typically written in natural language
Suspectible to misunderstanding
Impossible to avoid misinterpretations
 Question about completeness and consistency
 Assessment of correctness, completeness or consistency requires good understanding of specification and requirements

Semi-formal Requirements/Specification

IAF0030 – Arvutitehnika erikursus I – Loeng 8

Requirements should be unambiguous, complete, consistent and correct.

- Natural language has the interpretation possibility. More accurate description needed.
- Using pure mathematic notation not always suitable for communication with domain expert.

Ź

 Formalised Methods are used to tackle the requirement engineering. (Structured text, formalised English).

Specification

Many techniques

- Formalized techniques:
 - CASE tools

Ť

Graphic/diagrammatic methods



IAF0030 – Arvutitehnika erikursus I – Loeng 8

IAF0030 – Arvutitehnika erikursus I – Loeng 8

	Method Selection Criteria	
	Good expressiveness	
~	Core of the language will seldom or never be modified after its initial development, it is important that the notation fulfils this criterion.	
~	Established/accepted to use with Safety Critical Systems	
~	Possibility of defining subset/coding rules to allow efficient automatic processing by tools.	w
~	Support for modular specifications – basic support is expected to be needed.	rt
~	Temporal expressiveness	
×	Tool availability	
1		10

Formal Specification Languages These languages involve the explicit specification of a state model - system's desired behaviour with abstract mathematical objects as sets, relations and functions. VDM (Vienna Development Method ISO standardised). Z-language B-Method

IAF0030 – Arvutitehnika erikursus I – Loeng 8
Z-language
Z-language bases on first order predicate logic and set theory.
 The specification expressed in Z-notation is divided into smaller parts – schemas
 These schemas describe the statical and dynamical characteristics of the system:
static: possible states, invariants
dynamic: possible operations, pre/post states
 Z is an excellent tool for modelling data, state and operations
12

BirthdayBook	FindBirthday
known: PNAME	EBirthdayBook
birthday: NAME → DATE	name?: NAME
	date!: DATE
known = dom birthday	
	name?€ known
	date! = birthday(name?)
AddBirthday	
∆BirthdayBook	Remind
name?: NAME	E BirthdayBook
date?: DATE	today?:DATE
	cards!: PNAME
name? /€ known	
birthday' =birthdayU{name?→date?}	cards!={n:known birthday(n)=today?









IAF0030 – Arvutitehnika erikursus I – Loeng 8			
Formal Methods			
Formal methods have been used for safety and security-critical purposes during last decades for e.g:			
 Certifying the Darlington Nuclear Generating Station plant shutdown system. 			
 Designing the software to reduce train separation in the Paris Metro. 			
 Developing a collision avoidance system for United States airspace. 			
 Assuring safety in the development of programmable logic controllers. 			
Developing a water level monitoring system.			
 Developing an air traffic control system. 			









Model Checking

 Algorithmic method of verifying correctness of (finite state) concurrent systems against temporal logic specifications

IAF0030 – Arvutitehnika erikursus I – Loeng 8

- A practical approach to formal verification
- Basic idea

1

- System is described in a formal model
 - derived from high level design (HDL, C), circuit structure, etc.
- The desired behavior is expressed as a set of properties
 expressed as temporal logic specification
- The specification is checked against the model

Model Checking

How does it work

 System is modeled as a state transition structure (Kripke structure)

IAF0030 – Arvutitehnika erikursus I – Loeng 8

- Specification is expressed in propositional temporal logic (CTL formula)
 - asserts how system behavior evolves over time
- Efficient search procedure checks the transition system to see if it satisfies the specification



IAF0030 – Arvutitehnika erikursus I – Loeng	g 8
Model Checking - Issues	
 Completeness model checking is effective for a given proper impossible to guarantee that the specification covers all properties the system should satisfy writing the specification - responsibility of the user 	ty y
 Negative results incorrect model incorrect specification (false negative) failure to complete the check (too large) 	















The Validation Challenge

Microprocessor validation continues to be driven by the economics of Moore's Law

 Each new process generation doubles the number of transistors available to microprocessor architects and designers

IAF0030 – Arvutitehnika erikursus I – Loeng 8

- Some of this increase is consumed by larger structures (caches, TLB, etc.), which have no significant impact to validation
- The rest goes to increased complexity:
 - Out-of-order, speculative execution machines
 - Deeper pipelines

- New technologies (Hyper-Threading, 64-bit extensions, virtualization, security, ...
- Multi-core designs
- Increased complexity => increased validation effort and risk

High volumes magnify the cost of a validation escape

One design cycle = 2 process generations





IAF0030 – Arvutitehnika erikursus I – Loeng

RTL validation environment **√** RTL model is MUCH slower than real silicon A full-chip simulation with checkers runs at ~20 Hz on a Pentium[®] 4 class machine A computer farm containing ~6K CPUs running 24/7 to get tens of billions of simulation cycles per week The sum total of Pentium® 4 RTL simulation cycles run prior to A0 tapeout < 1 minute on a single 2 GHz system Pre-silicon validation has some advantages ... Fine-grained (cycle-by-cycle) checking Complete visibility of internal state APIs to allow event injection ... but no amount of dynamic validation is enough A single dyadic extended-precision (80-bit) FP instruction has O(10**50) possible combinations

Exhaustive testing is impossible, even on real silicon

IAF0030 – Arvutitehnika erikursus I – Loeng

How do you verify a design with...

- 42 million transistors
 - ✓ 1 million lines of RTL code
 - ✓ 600 1000 people working on it
 - A 3-year design time
 - Daily design changes

1

day for

IAF0030 – Arvutitehnika erikursus I – Loeng 8	IAF0030 – Arvutitehnika erikursus I – Lo
How do you verify a design which has bugs like this??	And the answer is
The FMUL instruction, when the rounding mode is set to "round up", incorrectly sets the sticky bit when the source operands are: src1[67:0] = X*2i+15 + 1*2i src2[67:0] = Y*2j+15 + 1*2j where i+j = 54 and {X,Y} are integers	 Hire 70+ validation engineers Buy several thousand compute servers Write 12,000 validation tests Run up to 1 billion simulation cycles per day for 200 days Check 2,750,000 manually-defined properties Find, diagnose, track, and resolve 7,855 bugs Apply formal verification with 10,000 proofs to the instruction decoder and FP units This found that obscure FMUL bug!
1 © Gert Jervan 43	ø Cert Jervan





IAF0030 – Arvutitehnika erikursus I – Loeng 8
Cluster-Level Testing
Divide overall design into 6 "clusters" + microcode
 Develop "cluster testing environments" (CTEs) to validate each cluster separately (e.g. floating point, memory)
Then validate using full processor model
 Advantages of the approach
 Controllability - control behavior at microarchitecture level
Early validation possible for each cluster
Decoupled validation possible for each cluster
4 7



IAF0030 – Arvutitehnika erikursus I – Loeng 8

Power Reduction Validation

IAF0030 – Arvutitehnika erikursus I – Loeng 8

Power consumption was a big concern for Pentium 4

- Need to stay within the cost-effective thermal envelope for desktop systems at 1.5+ GHz
- Extensive clock gating in every part of the design
- Mounted a focused effort to validate that:
 - Committed features were implemented as per plan
 - Functional correctness was maintained in the face of clock gating
 - Changes to the design did not impact power savings
- ~12 person years of effort, 5 heads at peak

Ź

7

 Fully functional on A-step silicon, measured savings of ~20W achieved for typical workloads

Formal Verification in P4 Validation

Based on model checking

- Given a finite-state concurrent system
- Express specifications as temporal logic formulas
- Use symbolic algorithms to check whether model holds
- Constructed database 10,000 "proofs"
- ✓ Over 100 bugs found
- ✓ 20 were "high quality" bugs not likely to be found by simulation
- ✓ Example errors: FADD, FMUL



 Largest sources of bugs: memory cluster (25%)





Tools for Validation & Verification Tools for Validation Static analysers derive implicit information about a model (or a program) Examples: KeY, VDMTools (IFAD), ... Simulators for executable specifications Examples: UML (Cassandra), MATLAB/Simulink, Statemate, ... Tools for Verification Model checkers for "brute force" enumeration of states Examples: Alloy, SATO, SMV/NuSMV, SPIN, Statemate, UPPAAL, Validas, ... Theorem provers provide support for algebraic proofs of model properties Examples: ACL2, Alloy, eCHECK (Prover Technologies), KIV, PVS (SRI Inc.), TRIO-Matic, VSE II, ...

55



1