Understanding Boundary Scan

| | _ | | | J - 3. | | | | |
|------------------------|--|--|--|---|----------------------------|----------------------------|-----------------------------|-----------------|
| Student Code: | | | | | | | | |
| | | | | Studer | nt Name: | | | |
| | | | | Assignr | nent no.: | | | |
| Getting | started | | | | | | | |
| 2. Open | the Trainer 1 "BS_Exercis nment numbo | ses" project a | | Board_#.nl | " file from Λ | <i>letlist</i> s folde | er. (# - reflec | cts |
| . TAP C | ontrolle | r and TA | AP State | Diagrar | m | | | |
| Using the | TAP state d | iagram, TM | S, TDI, TDO | O do the fol | llowing: | | | |
| 1. Fill th | e following ta | able with app | propriate ins | struction nar | nes used w | ith D# com | oonent | |
| Instruction Code: | | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
| Instruction | n | | | | | | | |
| instru in <i>Co</i> | use BSDL file ction code us mponents fol | sing the TAF der. | o state diagr | ram, TMS, T | TDI, TDO ar | nd TCK. D# | | |
| IDCODE | Dia | 002110021 | | | | | | |
| 32 bits | Hex | | | | | | | |
| USERCO | DE Bin | | | | | | | |
| 32 bits | Hex | | | | | | | |
| the va | pare obtained alue displaye | d in the chip | graphical v | view. | | | | |
| | Shift BYPASS, BYPASS, SAMPLE/PRELOAD instructions to chips SN74BCT8244A, D#, SN74BCT8244A, correspondingly | | | | | | | |
| repre Exam | BS Register to sentation of yople: assignm PLE/PRELO | our assignnent out our de la de l Journal de la | nent numbe 3 _{DEC} , which | er (two last d is 10111 _{BIN} , | lecimal digit and hence | s) being dis LEDs are (| splayed on t 00010111. l | he LEDs. Jse |
| IF | R sequence | | | | | | | |
| DI | R sequence | | | | | | | |
| IF | R sequence | | - | - | - | - | - | |
| | er the questi Test-Logic-I | | | | | | | ırn 📉 |

1.

2. Cluster Test

- 1. Switch to debug mode.
- 2. Using BS registers, apply stimuli to the cluster inputs and measure cluster output responses in order to determine the functionality of the cluster. Use the following sequence of instructions:
- 3. Define the first test stimulus and apply SAMPLE/PRELOAD, BYPASS, SAMPLE/PRELOAD instructions to chips SN74BCT8244A, D#, SN74BCT8244A, correspondingly.
- 4. Define the second test stimulus and apply EXTEST, BYPASS, SAMPLE/PRELOAD instructions.
- 5. Repeat with EXTEST, BYPASS, EXTEST instructions until you know the Boolean function of the cluster. Remember that output responses for current data are ready at the next test cycle!
- 6. Fill in the truth table of the cluster and decide which logic gates(s) are inside the cluster.

| Α | В | Υ |
|---|---|---|
| 0 | 0 | |
| 0 | 1 | |
| 1 | 0 | |
| 1 | 1 | |

7. Compose tests to detect all stuck-at faults (SAF) for the cluster and apply them

| | IC | Instruction | Test Data | Fault detection |
|--------|------|-------------|-----------|-----------------|
| Test 1 | IC 1 | | | |
| | IC 2 | | | |
| | IC 3 | | | |
| Test 2 | IC 1 | | | |
| | IC 2 | | | |
| | IC 3 | | | |
| Test 3 | IC 1 | | | |
| | IC 2 | | | |
| | IC 3 | | | |

3. Interconnect Testing and Fault Diagnosis

Using the Debug Mode do the following:

- 1. Select "TwoChips" board configuration
- 2. Select Diagnostics -> Insert Fault -> Random Fault
- 3. Generate test patterns both for opens and shorts (True/Complement Counting Code)
- 4. Apply them one by one and record the results (remember that data is captured on the next cycle)
- 5. Make diagnosis and decide which fault has been inserted

| Interconnect nets | Test patterns | Output responses | Pass/Fail |
|-------------------|---------------|------------------|-----------|
| Net0 | | | |
| Net1 | | | |
| Net2 | | | |
| Net3 | | | |
| Net4 | | | |
| Net5 | | | |
| Net6 | | | |
| Net7 | | | |
| Pass/Fail | | | |

| Fault diagnosis:_ | | | |
|-------------------|--|--|------|
| _ | | | |