

1. V. Sklyarov, I. Skliarova, A. Sudnitson, "Methodology and International Collaboration in Teaching Reconfigurable Systems," *Proc. 2012 IEEE Global Engineering Education Conference (IEEE EDUCON 2012)*, IEEE, Marrakesh, Morocco, Apr. 17-20, 2012, pp. 1143-1152, IEEE Catalog Number: CFP12EDU-USB, ISBN: 978-1-4673-1455-8, ISSN: 2165-9559.
2. V. Sklyarov, I. Skliarova, D. Mihhailov, A. Sudnitson, "Implementation of Sorting Algorithms in Reconfigurable Hardware," *Proc. 2012 IEEE Mediterranean Electrotechnical Conference (MELECON 2012)*, IEEE, Hammamet, Tunisia, March 25-28, 2012, pp. 107-110, IEEE Catalog Number: CFP12MEL-CDR, ISBN: 978-1-4673-0783-3.
3. V. Sklyarov, I. Skliarova, D. Mihhailov, A. Sudnitson, "Processing N-ary Trees in Hardware Circuits," *Proc. 2011 International Symposium on Integrated Circuits (ISIC 2011)*, IEEE, Singapore, Dec. 12-14, 2011, pp. 272-275, IEEE Catalog Number: CFP1176B-CDR, ISBN: 978-1-61284-864-8.
4. V. Sklyarov, I. Skliarova, A. Sudnitson, "FPGA-based Systems in Information and Communication," *Proc. 5th International Conference on Application of Information and Communication Technologies (AICT2011)*, IEEE, Baku, Azerbaijan, Oct. 12-14, 2011, pp. 551-555, IEEE Catalog Number: CFP1156H-ART, ISBN: 978-1-61284-832-7.
5. A. Sagahyoon, F. A. Aloul, A. Sudnitson, "Using SAT-Based Techniques in Low Power State Assignment," *Journal of Circuits, Systems, and Computers (JCSC)*, Vol. 20, No. 8, 2011, pp. 1605-1618, World Scientific Publishing Company, ISSN: 0218-1266.
6. V. Sklyarov, I. Skliarova, D. Mihhailov, A. Sudnitson, "Implementation in FPGA of Address-based Data Sorting," *Proc. 21st International Conference on Field Programmable Logic and Applications (FPL 2011)*, IEEE, Chania, Crete, Greece, Sep. 5-7, 2011, pp. 405-410, IEEE Catalog Number: CFP11623-CDR, ISBN: 978-0-7695-4529-5.
7. D. Mihhailov, M. Kruus, V. Sklyarov, I. Skliarova, A. Sudnitson, "Recursion and Hierarchy in Digital Design and Prototyping: A Case Study," *ACM International Conference Proceeding Series Vol. 578: International Conference on Computer Systems and Technologies (CompSysTech 2011)*, Association for Computing Machinery (ACM Press), NY, USA, 2011, pp. 45-50, Vienna, Austria on 16-17 June 2011, ACM ISBN: 978-1-4503-0917-2.
8. D. Mihhailov, V. Sklyarov, I. Skliarova, A. Sudnitson, "Acceleration of Recursive Data Sorting over Tree-based Structures," *Electronics and Electrical Engineering*, 2011, No. 7 (113), pp. 51-56, ISSN 1392-6125.
9. D. Mihhailov, V. Sklyarov, I. Skliarova, A. Sudnitson, "Hardware implementation of recursive sorting algorithms," *Proc. 2011 International Conference on Electronic Devices, Systems & Applications (ICEDSA 2011)*, IEEE, Kuala Lumpur, Malaysia, April 25-27, 2011, pp. 33-38, IEEE Catalog Number: CFP1157J-CDR, ISBN: 978-1-61284-387-2.
10. V. Sklyarov, I. Skliarova, D. Mihhailov, A. Sudnitson, "High-performance Hardware Accelerators for Sorting and Managing Priorities," *Proc. IEEE Symposium of Design and Diagnostics of Electronic Circuits and Systems (DDECS 2011)*, IEEE, Cottbus,

Germany, April 13-15, 2011, pp. 313-318, IEEE Catalog Number: CFP11DDE-PRT, ISBN: 978-1-4244-9753-9.

11. V. Sklyarov, I. Skliarova, D.Mihhailov, A. Sudnitson, "Processing Tree-like Data Structures for Sorting and Managing Priorities," *Proc. 2011 IEEE Symposium on Computer and Informatics (ISCI 2011)*, IEEE, Kuala Lumpur, Malaysia, March 20-22, 2011, pp. 322-327, IEEE Catalog Number: CFP1163N-CDR, ISBN: 978-1-61284-690-3.
12. V. Sklyarov, I. Skliarova, Ramiro Oliveira, D.Mihhailov, A. Sudnitson, "Processing Tree-like Data Structures in Different Computing Platforms," *Proc. 2011 International Conference on Information and Computer Applications (ICICA 2011)*, IEEE Press, Dubai, United Arab Emirates, March. 18-20, 2011, pp. 112-116, IEEE Catalog Number: CFP1147M-PRT, ISBN: 978-1-4244-9502-3.
13. V. Sklyarov, I. Skliarova, D.Mihhailov, A. Sudnitson, "Multilevel Models for Data Processing," *Proc. 2011 IEEE GCC Conference and Exhibition (2011 IEEE GCC)*, IEEE, Dubai, United Arab Emirates, Feb. 19-22, 2011, pp. 136-139, IEEE Catalog Number: CFP1129A-CDR, ISBN: 978-1-61284-117-5.
14. V. Sklyarov, I. Skliarova, D.Mihhailov, A. Sudnitson, "Synthesis and Implementation of Hierarchical Finite State Machines with Implicit Modules," *Proc. 2010 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2010)*, IEEE CS Press, Cancun, Mexico, Dec. 13-15, 2010, pp. 436-441, ISBN: 978-0-7695-4314-7.
15. D.Mihhailov, V. Sklyarov, I. Skliarova, A. Sudnitson, "Parallel FPGA-based Implementation of Recursive Sorting Algorithms," *Proc. 2010 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2010)*, IEEE CS Press, Cancun, Mexico, Dec. 13-15, 2010, pp.121-126, ISBN: 978-0-7695-4314-7.
16. D.Mihhailov, V. Sklyarov, I. Skliarova, A. Sudnitson, "Optimization of Recursive Sorting Algorithms for Implementation in Hardware," *Proc. 22nd International Conference on Microelectronics (ICM 2010)*, IEEE, Cairo, Egypt, Dec. 19-22, 2010, pp.471-474, IEEE Catalog Number: CFP10473-CDR, ISBN: 978-1-61284-150-2.
17. D.Mihhailov, V. Sklyarov, I. Skliarova, A. Sudnitson, "Application-specific hardware accelerator for implementing recursive sorting algorithms," *Proc. 2010 International Conference on Field-Programmable Technology (FPT'10)*, IEEE Press, Beijing, China, Dec. 8-10, 2010, pp. 269-272, IEEE Catalog Number: CFP10528-PRT, ISBN: 978-1-4244-8981-7.
18. D.Mihhailov, V. Sklyarov, I. Skliarova, A. Sudnitson, "Optimization of FPGA-based Circuits for Recursive Data Sorting," *Proc. 12th Biennial Baltic Electronics Conference (BEC 2010)*, Tallinn University of Technology, Tallinn, Estonia, 2010, pp. 129-132, IEEE Catalog Number: CFP10BEC-CDR, ISBN: 978-1-4244-7358-8, ISSN: 1736-3705.
19. D.Mihhailov, V. Sklyarov, I. Skliarova, A. Sudnitson, "Hardware Implementation of Recursive Algorithms," *Proc. 53rd IEEE International Midwest Symposium on Circuits and Systems (IEEE MWSCAS 2010)*, Seattle, WA, USA, August 1-4, 2010, ISBN: 978-1-4244-772-2, ISSN: 1548-3746, IEEE Catalog No.: CFP10MID-CDR.
20. A.Sudnitson, D.Mihhailov, M.Kruus, "Project-Oriented Approach to Low-Power Topics in Advanced Digital Design Course," *Electronics and Electrical Engineering*, 2010, No. 6(102), pp. 151-154, ISSN 1392 6 1215.

21. A. Sagahyroon, F. A. Aloul, A. Sudnitson, "Low Power State Assignment Using ILP Techniques," *Proc. 15th IEEE Mediterranean Electrotechnical Conference (MELCON 2010)*, Valletta, Malta, April 25-28, 2010, pp. 850-855, ISBN: 978-1-4244-5794-6, IEEE Catalog No.: CFP10MEL-CDR.
22. D. Mihhailov, A. Sudnitson, K. Tarletski. Web-Based Tool for FSM Encoding Targeting Low-Power FPGA Implementation. *Proc. 27th International Conference on Microelectronics (MIEL-2010)*. Nis, Serbia, May 16-19, 2010, pp. 349-352, ISBN: 978-1-4244-7198-0, IEEE Catalog No.: CFP10432-RPT.
23. A. Sudnitson, D. Mihhailov, M. Kruus, "Cooperation of FPGA-Based Educational Boards and Web-Based Point Design Tools for Research and Education," *Proc. IFIP EduTech '09 International Workshop*, Florianopolis, Brazil, Oct. 15-16, 2009, 13p., ISBN: 9783901882395.
24. A. Sudnitson, D. Mihhailov, M. Kruus, "Advanced Topics of FSM Design Using FPGA Educational Boards and Web-Based Tools," *Proc. IEEE East-West Design & Test Symposium (IEEE EWDTs)*, Moscow, Russia, Sept. 18-21, 2009, pp. 446-449.
25. A. Sudnitson, D. Mihhailov, M. Kruus, K. Tarletski, "FSM Decomposition with Application to FPGA Synthesis," *ACM International Conference Proceeding Series, Vol. 433: International Conference on Computer Systems and Technologies (CompSysTech 2009)*, Association for Computing Machinery (ACM), NY, USA, 2009, pp. IV.4.1-IV.4.6, ISSN: 1313-8936.
26. P. Ellervee, U. Reinsalu, A. Arhipov, E. Ivask, K. Tammemäe, T. Evertson, A. Sudnitson, "HDL-s and FPGA-s," *Proc. Digital Design Education, The 19th EAEEIE Annual Conference*, Tallinn, Estonia, June 2008, pp. 37-41, ISBN: 978-1-4244-2009-4.
27. D. Mihhailov, M. Kruus, and A. Sudnitson, "FPGA Platform Based Digital Design Education," *ACM International Conference Proceeding Series, Vol. 374: International Conference on Computer Systems and Technologies (CompSysTech 2008)*, Association for Computing Machinery (ACM), NY, USA, 2008, pp. IV.1-IV.6, ISBN: 978-954-9641-52-3.
28. S. Devadze and A. Sudnitson, "Software Environment for Synthesis of Testable FSM through Decomposition," *Proc. IEEE 26th International Conference on Microelectronics (MIEL 2008)*, Nis, Serbia, 2008, pp. 433-436, ISBN: 987-1-4244-1881-7, IEEE Catalog No.: CFP08432-RPT.
29. M. Kruus, A. Sudnitson and V. Viies, "Professional Standards and Curricula of Doctoral Education in Computer Engineering," *Proc. 35th International Conference on Information Technologies in Science, Education, Telecommunication, Business (IT+SE 2008)*, Yalta-Gurzuf, Ukraine, 2008, pp. 302-303, Annex of Journal "Otkrytoe obrazovanie", ISSN 1818-4243.
30. A. Sudnitson, S. Devadze, "Web-Based Computer Aided Design Support of Finite State Machine Additive Decomposition for Low Power," *Proc. 5th IEEE East-West Design & Test International Symposium*, Jerevan, Armenia, 2007, pp. 494 - 498.
31. *Computer Engineering. PhD in Computer Science, Computer Engineering, Software Engineering, Information Systems*. European Thematic Network 114046-CP-1-BG-ERASMUS-TN. Publishing Company at the University of Ruse, Bulgaria, 2007, pp. 121-192, ISBN: 978-954-712-372-4.
32. A. Sudnitson, S. Devadze, "Computer Aided Design Support of FSM Multiplicative

- Decomposition," *Proc. IEEE East-West Design&Test International Workshop (EWDTW'06)*, Sochi, Russia, 2006, pp. 241-246, ISBN: 966-659-124-3.
- 33.A. Sudnitson, M. Kruus "E-Learning Tools for Teaching the Decomposition Based Digital Synthesis," *EWME 2006 Proceedings (6-th European Workshop on Microelectronocs Education)*, Stockholm, Sweden, 2006, pp. 63-66, ISBN: 91-7178-402-0.
- 34.A. Smrikarov, S. Smrikarova, M. Kruus, and A. Sudnitson, "European Thematic Network for Doctoral Education in Computing," *Proc. 33d International Conference on Information Technologies in Science, Education, Telecommunication, Business (IT+SE'2006)*, Gurzuf, Ukraine, Annex of Advances in Current Natural Sciences, Moscow: Academy of Natural Sciences, 2006, pp. 339-340.
- 35.H.-D.Wuttke, A. Sudnitson, K. Henke, "E-Learning Tools for Teaching the Design and Validation of "Finite State Machines" ", *E-Learning and the Knowledge Society*, Ghent (Belgium): Communication & Cognition , 2006, pp.327-341, ISBN: 90-70963-922.
- 36.S. Devadze and A. Sudnitson, "FSM Decomposition Software for Education and Research", *Proc. IEEE EUROCON 2005 International Conference on Computer as a Tool*, Belgrade, Serbia & Montenegro, 2005, pp.839-842, ISBN: 1-4244-0050-3. (IEEE Catalog No.: 05EX1255C)
- 37.E. Fomina and A. Sudnitson, "Extended Finite State Machine Decomposition for Low Power", *Proc. 19th International Conference on Systems for Automation of Engineering and Research (SAER'2005)*, Varna, Bulgaria, pp. 126-131, 2005, ISBN: 954-438-501-0.
- 38.E. Fomina, M. Brik, A. Sudnitson, and R. Vasilyev, "A New Approach to State Encoding of Low Power FSM", *Proc. IEEE East-West Design&Test Workshop (EWDTW'05)*, Ukraine,2005, pp. 21-26.
- 39.A. Jutman, M. Kruus, A. Sudnitson, R. Ubar, and H.-D. Wuttke , "Web-Based Software Package for e-Learning and Research Training in Digital System Design", *Proc. 32d International Conference on Information Technologies in Science, Education, Telecommunication, Business (IT+SE'2005)*, Gurzuf, Ukraine, 2005, pp.306-308.
40. A. Jutman, V. Rosin, A. Sudnitson, R. Ubar, H.-D. Wuttke, "A System for Teaching Basic and Advanced Topics of IEEE 1149.1 Boundary Scan Standard" *Proc.16th EAEEEIE Conf. on Innovation in Education for Electrical and Information Engineering*, Lappeenranta, Finland, June 6-8, 2005. " BEST PAPER AWARD
- 41.A. Sudnitson, "Research and Training Environment for Decomposition-Based Logical Design, " *E-Learning and the Knowledge Society*, Ghent (Belgium): Communication & Cognition , 2005, ISBN: 90-70963-892.
- 42.A. Sudnitson, "Register Transfer Low Power Design Based on Controller Decomposition", *Proc. IEEE 24th International Conference on Microelectronics (MIEL 2004)*, Nis, Yugoslavia, 2004, pp. 735-738, ISBN: 0-7803-8166-1. (IEEE Catalog No. 04TH8716)
- 43.M. Kruus, H. Lensen, and A. Sudnitson, "Digital Design at Microarchtectural Level Based on Quality Relationship Measures", *Advances in Current Natural Sciences*, Moscow: Academy of Natural Sciences, No. 5, 2004, Annex 1, pp.29-31, ISSN: 1681-7494.

- 44.A. Jutman, A. Sudnitson, R. Ubar, and H.-D. Wuttke, "E-Learning Environment in the Area of Digital Microelectronics," *Proc. 5th International Conference on Information Technology Based Higher Education and Training (ITHET 2004)*, Istanbul, Turkey, 2004, pp. 278-283, ISBN: 0-7803-8597-7. (IEEE Catalog No. 04EX898C)
- 45.A. Jutman, A. Sudnitson, R. Ubar, and H.-D. Wuttke, "Asynchronous E-Learning Resources for Hardware Design Issues," *Proc. International Conference on Computer Systems and Technologies (CompSysTech2004)*, Sofia, Bulgaria, 2004, v. IV, pp. 11.1-11.6, ISBN: 954-9641-38-4.
- 46.E. Fomina, A. Sudnitson, and R. Vasilyev, "FSM'S Network Encoding Guided by Information Relationship Measure," *Proc. 6th International Workshop on Boolean Problems*, Freiberg, Germany, pp.55-62, ISBN: 3-86012-233-9.
- 47.E. Fomina, A. Sudnitson, and R. Vasilyev, "Optimization of FSMs network by new encoding strategy," *Proc. 9th Biennial Baltic Electronics Conference (BEC2004)*, Tallinn, Estonia, 2004, pp. 119-122, ISBN: 9985-59-462-2.
- 48.E. Fomina and A. Sudnitson, "Information Relationships for Decomposition of FSM," *Proc. of East-West Design & Test Workshop (EWDTW'04)*, Yalta, Ukraine, pp. 41-47, 2004, ISBN: 966-659-088-3.
- 49.E. Fomina, P. Ellervee, M. Kruus, A. Sudnitson, and K. Tammemeae, "Digital Synthesis Tools for Education and Research," *Proc. 18th International Conference on Systems for Automation of Engineering and Research (SAER '2004)*, Varna, Bulgaria, pp. 160-164, 2004, ISBN: 954-438-428-6.
- 50.S. Devadze, E. Fomina, M. Kruus, and A. Sudnitson, "Web-Based System for Sequential Machines Decomposition," *Proc. IEEE EUROCON 2003 International Conference on Computer as a Tool*, Ljubljana, Slovenia, 2003, V. 1, pp. 57-61, ISBN: 0-7803-7763-X. (IEEE Catalog No.: 03EX665)
- 51.A. Sudnitson, "A FSM Decomposition Method for Mixed Synchronous/Asynchronous Implementation," *Proc. 17th International Conference on Systems for Automation of Engineering and Research (SAER2003)*, Varna, Bulgaria, 2003, pp.37-41, ISBN: 954-438-358-1.
- 52.Jutman, A. Sudnitson, and R. Ubar, "Digital Design Learning System Based on Java Applets," *Proc. 4th Annual Conference of the LTSN Centre for Information and Computer Sciences*, NUI Galway, Ireland, 2003, pp.183-187, ISBN: 0-9541927-4-5.
- 53.Jutman, A. Sudnitson, R. Ubar, and H.-D. Wuttke, "Java Applets Support for an Asynchronous-Mode Learning of Digital Design and Test," *Proc. 4th International Conference on Information Technology Based Higher Education and Training (ITHET 2003)*, Marrakech, Morocco, 2003, pp.397-401, ISBN: 9954-8352-0-2.
- 54.Jutman, A. Sudnitson, and R. Ubar, "Web-Based Applet for Teaching Boundary Scan Standard IEEE 1149.1," *Proc. 10th International Conference Mixed Design of Integrated Circuits and Systems (MIXDES2003)*, Lodz, Poland, 2003, pp.584-589, ISBN: 83-7283-095-9. 6 BEST PAPER AWARD
- 55.E. Fomina, A. Keevallik, M. Kruus, and A. Sudnitson, "A Decomposition Procedure for Register-Transfer Level Power Management," *Proc. International Conference on Computer Systems and Technologies (CompSysTech2003)*, Sofia, Bulgaria, 2003, v.1, pp.21-26, ISBN: 954-9641-33-3. (ACM Press, New York, USA)
- 56.Jutman, A. Sudnitson, and R. Ubar, "Web-Based Training System for Teaching Principles of Boundary Scan Technique," *Proc. 14th EAEEIE International*

Conference on Innovations in Education for Electrical and Information Engineering, Gdansk, Poland, 2003, ISBN: 83-918622-0-8.

57. M. Kruus and A. Sudnitson, "Virtual European Department of Computing Project: Problems and Perspectives", *Proc. 30th International Conference on Information Technologies in Science, Education, Telecommunication, Business (IT+SE'2003)*, Gurzuf, Ukraine, 2003, pp. 280-283.
58. A. Sudnitson, "Computational Kernel Extraction for Synthesis of Power-Managed Sequential Components", *Proc. IEEE 9th International Conference on Electronics, Circuits and Systems (ICECS 2002)*, Dubrovnik, Croatia, 2002, pp. 749-752, ISBN: 0-7803-7597-1. (IEEE Catalog No.: 02EX611C)
59. A. Sudnitson, "An Approach to Synthesis of Mixed Synchronous/Asynchronous Digital Devices", *Proc. IEEE 23rd International Conference on Microelectronics (MIEL 2002)*, Nis, Yugoslavia, 2002, pp. 695-698, ISBN: 0-7803-7235-2. (IEEE Catalog No. 02TH8595)
60. E. Fomina, A. Keevallik, and A. Sudnitson, "Low Power Synthesis Based on Information Theoretic Measures", *Proc. IEEE 23rd International Conference on Microelectronics (MIEL 2002)*, Nis, Yugoslavia, 2002, pp. 699-672, ISBN: 0-7803-7235-2. (IEEE Catalog No.: 02TH8595)
61. E. Fomina, A. Keevallik, and A. Sudnitson, "Entropic Analysis of Finite State Machines/Networks", *Proc. IEEE 5th International Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2002)*, Brno, Czech Republic, 2002, pp. 244-251, ISBN: 80-214-2094-4.
62. S. Devadze, A. Jutman, A. Sudnitson, R. Ubar, and H.-D. Wuttke, "Teaching Digital RT-Level Self-Test Using a Java Applet", *Proc. the 20th IEEE NORCHIP Conference 2002*, Copenhagen, Denmark, 2002, pp. 322-328, ISBN: 87-982637-4-9.
63. A. Sudnitson, "Integrating Dynamic Power Management in the Register Transfer Level Synthesis", *Proc. 1st International Congress on Mechanical and Electrical Engineering and Technology (MEET/MARIND'2002)*, Varna, Bulgaria, 2002, v.1, pp. 267-274, ISBN: 954-20-0211-4.
64. M. Kruus, H. Lensen, and A. Sudnitson, "Web-Based Tools for Decomposition-Oriented Digital Design", *Proc. 1st International Congress on Mechanical and Electrical Engineering and Technology (MEET/MARIND'2002)*, Varna, Bulgaria, 2002, v.1, pp. 261-266, ISBN: 954-20-0211-4.
65. E. Fomina, A. Keevallik, M. Kruus, and A. Sudnitson, "Web-based Tools for Finite State Machine Decomposition with Analysis of Information Flows", *Proc. 8th International Baltic Electronics Conference (BEC'2002)*, Tallinn, Estonia, 2002, pp. 165-168, ISBN: 9985-59-292-1.
66. S. Devadze, A. Jutman, A. Sudnitson, R. Ubar, and H.-D. Wuttke, "Java Technology Based Training System for Teaching Digital Design and Test", *Proc. 8th International Baltic Electronics Conference (BEC'2002)*, Tallinn, Estonia, 2002, pp. 283-286, ISBN: 9985-59-292-1.
67. A. Sudnitson, "Energy Reduction Techniques at Register Transfer Level Synthesis", *Proc. 16th International Conference on Systems for Automation of Engineering and Research (SAER'2002)*, Varna, Bulgaria, 2002, pp. 48-52, ISBN: 954-8329-42-5.
68. S. Devadze, A. Jutman, M. Kruus, A. Sudnitson, and R. Ubar, "Web Based Tools for Synthesis and Testing of Digital Devices", *Proc. International Conference on*

- Computer Systems and Technologies* (CompSysTech2002), Sofia, Bulgaria, 2002, v.1, pp. 91-96, ISBN: 954-9641-28-7.
- 69.S. Devadze, A. Jutman, A. Sudnitson, and R. Ubar, "Web-Based Training System for Teaching Basics of RT-level Digital Design, Test, and Design for Test," *Proc. 9th International Conference Mixed Design of Integrated Circuits and Systems* (MIXDES2002), Wroclaw, Poland, 2002, pp.699-704, ISBN: 83-89003-26-0.
- 70.A. Jutman, M. Kruus, A. Sudnitson, and R. Ubar "Distance-Learning Tools for Digital Design and Test Issues," *Proc. 29th International Conference on Information Technologies in Science, Education, Telecommunication, Business* (IT+SE2002), Gurzuf, Ukraine, 2002, pp.269-272.
- 71.A. Sudnitson, "Partition Search for FSM Low Power Synthesis," *Proc. 4th International Conference on Computer-Aided Design of Discrete Devices* (CAD DD2001), Minsk, Belarus, 2001, v.1, pp.44-49, ISBN: 985-6453-68-2.
- 72.H. Lensen, M. Kruus, and A. Sudnitson, "Synthesis of Sequential Circuits with Dynamic Power Management," *Proc. 42nd Riga Technical University Conference* (RTUCET01), Riga, Latvia, 2001, pp. 81-86, ISSN: 1407-8880.
- 73.S. Devadze, M. Kruus, and A. Sudnitson, "Web-Based Software Implementation of Finite State Machine Decomposition for Design and Education," *Proc. International Conference on Computer Systems and Technologies* (CompSysTech2001), Sofia, Bulgaria, 2001, v.4, pp. 1-7, ISBN: 954-9641-25-2.
- 74.A. Sudnitson, "Functional partitioning for Register Transfer Level Low Power Synthesis," *Proc. International Conference on Electronic Circuits and Systems* (ECS2001), Bratislava, Slovakia, 2001, pp. 73-76.
- 75.A. Sudnitson, "Finite State Machines with Datapath Partitioning for Low Power Synthesis," *Proc. 8th International Conference Mixed Design of Integrated Circuits and Systems* (MIXDES2001), Zakopane, Poland, 2001, pp.163-168, ISBN: 83-87202-98-3.
- 76.A. Sudnitson, "Partition Search Problem for Finite State Machine Decomposition," *Proc. 45th International Scientific Colloquium IWK2000*, Ilmenau, Germany, 2000, pp.673-678, ISSN: 0943-7207.
- 77.A. Sudnitson "Finite State Machine Decomposition for Low Power Using Input-Disabling Precomputation Architectures," *Proc. International Baltic Electronics Conference* (BEC2000), Tallinn, Estonia, 2000, pp.137-140, ISBN: 9985-59-179-8.
- 78.A. Sudnitson, A. Levenko, and D. Andreev, "Java-Based System for Finite State Machine Decomposition," *Proc. 45th International Scientific Colloquium IWK2000*, Ilmenau, Germany, 2000, pp.961-965, ISSN: 0943-7207.