(edif PoliTO_EDIF (edifVersion 2 0 0 ) (edifLevel 0) (keywordMap (keywordLevel 0)) ( status (written (timeStamp 1 1 1 1 1 1 ) (program "writedif" ( Version "2.0" )) (author "designer") ) ) (external my_class (edifLevel 0) (technology (numberDefinition)) (cell Flip_Flop_D_reset (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port D (direction INPUT)) (port CK (direction INPUT)) (port RESET (direction INPUT)) (port Q (direction OUTPUT)) ) ) ) (cell And3_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port I3 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell And4_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port I3 (direction INPUT)) (port I4 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell And5_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port I3 (direction INPUT)) (port I4 (direction INPUT)) (port I5 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Nand3_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port I3 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Nand4_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port I3 (direction INPUT)) (port I4 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Nand5_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port I3 (direction INPUT)) (port I4 (direction INPUT)) (port I5 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Or3_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port I3 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Or4_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port I3 (direction INPUT)) (port I4 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Or5_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port I3 (direction INPUT)) (port I4 (direction INPUT)) (port I5 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Nor3_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port I3 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Nor4_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port I3 (direction INPUT)) (port I4 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Nor5_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port I3 (direction INPUT)) (port I4 (direction INPUT)) (port I5 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Exor3_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port I3 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Exor4_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port I3 (direction INPUT)) (port I4 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Exor5_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port I3 (direction INPUT)) (port I4 (direction INPUT)) (port I5 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Exnor3_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port I3 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Exnor4_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port I3 (direction INPUT)) (port I4 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Exnor5_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port I3 (direction INPUT)) (port I4 (direction INPUT)) (port I5 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell And_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Or_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Nand_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Nor_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Exor_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Exnor_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port I2 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Buf_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) (cell Inv_gate (cellType GENERIC) (view Netlist_representation (viewType NETLIST ) (interface (port I1 (direction INPUT)) (port O (direction OUTPUT)) ) ) ) ) (library DESIGNS (edifLevel 0) (technology (numberDefinition)) (cell s27 (cellType GENERIC) (view Netlist_representation (viewType NETLIST) (interface (port G0 (direction INPUT )) (port G1 (direction INPUT )) (port G2 (direction INPUT )) (port G3 (direction INPUT )) (port CK (direction INPUT )) (port RESET (direction INPUT )) (port G17_PO (direction OUTPUT )) ) (contents (instance G5 (viewref Netlist_representation (cellRef Flip_Flop_D_reset (libraryRef my_class)) ) ) (instance G10 (viewref Netlist_representation (cellRef Nor_gate (libraryRef my_class)) ) ) (instance G6 (viewref Netlist_representation (cellRef Flip_Flop_D_reset (libraryRef my_class)) ) ) (instance G11 (viewref Netlist_representation (cellRef Nor_gate (libraryRef my_class)) ) ) (instance G7 (viewref Netlist_representation (cellRef Flip_Flop_D_reset (libraryRef my_class)) ) ) (instance G13 (viewref Netlist_representation (cellRef Nor_gate (libraryRef my_class)) ) ) (instance G14 (viewref Netlist_representation (cellRef Inv_gate (libraryRef my_class)) ) ) (instance G17 (viewref Netlist_representation (cellRef Inv_gate (libraryRef my_class)) ) ) (instance G8 (viewref Netlist_representation (cellRef And_gate (libraryRef my_class)) ) ) (instance G15 (viewref Netlist_representation (cellRef Or_gate (libraryRef my_class)) ) ) (instance G12 (viewref Netlist_representation (cellRef Nor_gate (libraryRef my_class)) ) ) (instance G16 (viewref Netlist_representation (cellRef Or_gate (libraryRef my_class)) ) ) (instance G9 (viewref Netlist_representation (cellRef Nand_gate (libraryRef my_class)) ) ) (net G0 (joined (portRef G0) (portRef I1 (instanceRef G14)) ) ) (net G1 (joined (portRef G1) (portRef I1 (instanceRef G12)) ) ) (net G2 (joined (portRef G2) (portRef I1 (instanceRef G13)) ) ) (net G3 (joined (portRef G3) (portRef I1 (instanceRef G16)) ) ) (net G5 (joined (portRef Q (instanceRef G5)) (portRef I1 (instanceRef G11)) ) ) (net G10 (joined (portRef O (instanceRef G10)) (portRef D (instanceRef G5)) ) ) (net G6 (joined (portRef Q (instanceRef G6)) (portRef I2 (instanceRef G8)) ) ) (net G11 (joined (portRef O (instanceRef G11)) (portRef D (instanceRef G6)) (portRef I1 (instanceRef G17)) (portRef I2 (instanceRef G10)) ) ) (net G7 (joined (portRef Q (instanceRef G7)) (portRef I2 (instanceRef G12)) ) ) (net G13 (joined (portRef O (instanceRef G13)) (portRef D (instanceRef G7)) ) ) (net G14 (joined (portRef O (instanceRef G14)) (portRef I1 (instanceRef G8)) (portRef I1 (instanceRef G10)) ) ) (net G17_out (joined (portRef G17_PO) (portRef O (instanceRef G17)) ) ) (net G8 (joined (portRef O (instanceRef G8)) (portRef I2 (instanceRef G15)) (portRef I2 (instanceRef G16)) ) ) (net G15 (joined (portRef O (instanceRef G15)) (portRef I2 (instanceRef G9)) ) ) (net G12 (joined (portRef O (instanceRef G12)) (portRef I1 (instanceRef G15)) (portRef I2 (instanceRef G13)) ) ) (net G16 (joined (portRef O (instanceRef G16)) (portRef I1 (instanceRef G9)) ) ) (net G9 (joined (portRef O (instanceRef G9)) (portRef I2 (instanceRef G11)) ) ) (net CK (joined (portRef CK) (portRef CK (instanceRef G5)) (portRef CK (instanceRef G6)) (portRef CK (instanceRef G7)) ) ) (net RESET (joined (portRef RESET) (portRef RESET (instanceRef G5)) (portRef RESET (instanceRef G6)) (portRef RESET (instanceRef G7)) ) ) ) ) ) ) (design PoliTO_EDIF(cellRef s27 (libraryRef DESIGNS))) )